Renesas R5F572NNDGFP#10
- Part No.:
- R5F572NNDGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F572NNDGFP#10.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,032
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNDGFP#10 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 4 MB flash memory, 1 MB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and supports functional safety (IEC 61508 SIL3-ready). It is deployed in industrial PLCs and motion control systems requiring deterministic real-time response and networked I/O synchronization.
For engineers reviewing the R5F572NNDGFP#10 datasheet, R5F572NNDGFP#10 pinout, R5F572NNDGFP#10 application, or R5F572NNDGFP#10 equivalent, key selection criteria include Ethernet timing precision (IEEE 1588 v2 hardware timestamping), dual CAN FD bandwidth allocation, flash ECC coverage scope, and SRAM parity configuration options for safety-critical firmware execution.
Technical Context
The R5F572NNDGFP#10 implements the RXv3 CPU core with 240 MHz max frequency, 6-stage superscalar pipeline, and hardware FPU supporting single- and double-precision IEEE 754 arithmetic. Its system architecture integrates a multi-layer AXI bus matrix enabling concurrent access to flash, SRAM, and peripherals without arbitration stalls.
Peripherals include a 12-bit 16-channel ADC with 0.5 µs conversion time, 32-bit quadrature encoder interface (QEI), and a programmable gain amplifier (PGA) with 1–32× gain selectable per channel. The Ethernet controller supports full-duplex 100BASE-TX with integrated PHY interface and hardware-accelerated TCP/IP offload for industrial protocol stacks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core, 240 MHz max - enables hard real-time task scheduling with sub-1 µs interrupt latency. |
| Flash Memory | 4 MB on-chip flash with ECC and 128-bit read width - supports dual-bank operation for zero-downtime firmware updates. |
| SRAM | 1 MB on-chip SRAM with parity protection - configurable as 512 KB data + 512 KB instruction cache or unified usage. |
| Ethernet Interface | 100BASE-TX MAC with IEEE 1588 v2 hardware timestamping (±50 ns accuracy) - enables precise time-synchronized distributed control. |
| CAN FD | Dual CAN FD controllers (ISO 11898-1:2015), up to 8 Mbps data phase - supports mixed legacy CAN 2.0B and high-bandwidth motion command streaming. |
| Analog Peripherals | 12-bit 16-channel ADC (0.5 µs conv.), 32-bit QEI, PGA (1–32× gain) - enables direct motor current sensing and position feedback without external signal conditioning. |
| Package | 176-pin LFQFP (24 × 24 mm, 0.5 mm pitch) - compatible with standard reflow profiles and industrial PCB assembly lines. |
Pinout & Package
Package: 176-pin Low-Profile Quad Flat Package (LFQFP), 24 mm × 24 mm body, 0.5 mm lead pitch, exposed thermal pad (EP).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply and ground | Separate 1.25 V core rail and 3.3 V I/O rail - enables independent voltage scaling and noise isolation between digital logic and analog/peripheral domains. |
| ETXD0–ETXD3, ETXCK, ERXD0–ERXD3, ERXCK | Ethernet PHY interface signals | Direct MII/RMII-capable pins - eliminates need for external PHY in cost-sensitive industrial gateways. |
| TXD0, RXD0, TXD1, RXD1 | UART channels 0 and 1 | Full-duplex asynchronous serial I/O with automatic baud rate detection - supports legacy HMI debug and field device configuration via RS-232/485 transceivers. |
| AD00–AD15 | Analog input channels | 16 dedicated ADC inputs with internal reference (1.25 V or AVCC) - allows simultaneous sampling of motor phase currents and temperature sensors. |
| MTIOC0A–MTIOC3B | Timer output compare channels | Eight complementary PWM outputs with dead-time insertion - directly drives 3-phase inverter gate drivers in servo drives. |
Key Features
| Feature | Design Value |
|---|---|
| Functional Safety Support | Hardware self-test (BIST) for flash/SRAM, lockstep CPU option, and IEC 61508 SIL3 certification evidence package available - reduces FMEDA effort for safety-critical motion controllers. |
| Real-Time Communication Stack Offload | Dedicated Ethernet DMA with descriptor-based packet buffering and TCP checksum acceleration - frees CPU cycles for motion trajectory calculation during network-intensive operation. |
| Dual CAN FD with Message RAM | 128-message RAM with hardware filtering and FIFO management - enables deterministic handling of 100+ CAN frames/sec in robotic joint controllers without software polling overhead. |
| Secure Boot with Public-Key Verification | ROM-based bootloader validating ECDSA-signed firmware images using SHA-256 hash - prevents unauthorized firmware injection in field-deployed automation equipment. |
| Low-Power Deep Standby Mode | 1.5 µA retention current with RTC and 4 KB SRAM active - supports battery-backed operation in remote I/O modules with wake-on-LAN or CAN event. |
Applications
| Industrial PLC Controller | Motion Control Drive |
|---|---|
Use Scenario: Central logic unit in modular PLC systems managing discrete I/O, analog process variables, and fieldbus communication. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, coordinating EtherCAT slave timing, and synchronizing analog acquisition across 32+ channels. Use Value: Integrated Ethernet MAC with IEEE 1588 hardware timestamping ensures sub-100 ns clock skew across distributed I/O racks, meeting IEC 61158 Class A timing requirements. | Use Scenario: Embedded controller in servo drives regulating PMSM/BLDC motors via FOC algorithms and current loop feedback. IC Role / Device Role / Timing Role: Real-time executor of space-vector PWM generation, ADC-triggered current sampling, and position loop closure at 20 kHz update rate. Use Value: On-chip 12-bit ADC with 0.5 µs conversion and MTIOC timer outputs enable <1 µs total control loop latency, critical for high-bandwidth torque regulation. |
| Factory Automation Gateway | Robot Joint Controller |
Use Scenario: Protocol translation node connecting legacy RS-485 field devices to cloud-connected Ethernet backbone. IC Role / Device Role / Timing Role: Dual-role processor running Modbus RTU master and EtherNet/IP adapter stack concurrently with deterministic scheduling. Use Value: Dual CAN FD interfaces allow coexistence of safety-related STO commands (via CANopen Safety) and high-throughput motion data (via CAN FD), eliminating gateway bottleneck. | Use Scenario: Compact embedded controller inside robotic arm joints performing real-time kinematics, torque control, and collision detection. IC Role / Device Role / Timing Role: Safety-certified MCU managing motor commutation, joint position sensing (via QEI), and force-torque feedback processing. Use Value: Integrated functional safety features (lockstep CPU option, flash ECC, SRAM parity) reduce BOM cost versus external safety monitor ICs while meeting ISO 13849 PL e requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDGFP#10 | Same RX72N Group, but 2 MB flash / 512 KB SRAM; no Ethernet MAC; same pinout and peripheral set except networking block. | Suitable for standalone motion controllers without network supervision, where local I/O and CAN FD suffice. | Select when Ethernet connectivity is unnecessary and BOM cost reduction is prioritized over future network scalability. |
| R5F566TKEDFP#30 | RX66T Group part: 160 MHz, 1 MB flash, 192 KB SRAM, no Ethernet, dual CAN FD, enhanced motor control timers (MTU3), but lacks IEEE 1588 and QEI. | Optimized for high-speed motor control only (e.g., spindle drives), without distributed I/O or time-synchronized networking needs. | Choose when application focuses exclusively on advanced motor control algorithms and does not require industrial Ethernet or multi-axis synchronization. |
Compared with R5F572MNDGFP#10, the R5F572NNDGFP#10 adds Ethernet MAC and doubles memory resources - essential for edge gateway functionality; versus R5F566TKEDFP#30, it trades motor-specific timer depth for broader industrial connectivity and deterministic timing infrastructure.
Availability
R5F572NNDGFP#10 is available at Aetrix Electronics and suitable for industrial PLCs, motion control drives, factory automation gateways, and robot joint controllers requiring stable component supply across multi-year production cycles.
Supply support for R5F572NNDGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power solutions for industrial, automotive, and enterprise applications.
The RX72N Group is designed for real-time industrial automation systems requiring integrated networking, functional safety, and high-precision analog/motor control - targeting PLCs, HMIs, and intelligent drive systems.
FAQ
What is the maximum operating frequency and core type of the R5F572NNDGFP#10?
The R5F572NNDGFP#10 features the RXv3 32-bit CPU core and operates at a maximum frequency of 240 MHz. This core delivers 4.23 CoreMark/MHz performance with a 6-stage superscalar pipeline, enabling deterministic real-time execution for industrial control tasks. The R5F572NNDGFP#10's clock tree supports multiple PLL configurations to derive precise peripheral clocks from a single crystal source.
Does the R5F572NNDGFP#10 include hardware support for functional safety standards?
Yes, the R5F572NNDGFP#10 includes hardware features aligned with IEC 61508 SIL3 requirements, including flash memory ECC, SRAM parity checking, CPU lockstep mode option, and built-in self-test (BIST) for memory blocks. Renesas provides a certified functional safety package for the RX72N Group, including failure modes effects diagnostics analysis (FMEDA) reports and safety manuals - all applicable to the R5F572NNDGFP#10.
What Ethernet capabilities does the R5F572NNDGFP#10 support?
The R5F572NNDGFP#10 integrates a full 100BASE-TX Ethernet MAC with IEEE 1588 v2 hardware timestamping (±50 ns accuracy), MII/RMII interface support, and dedicated DMA with descriptor-based packet handling. It does not include a physical layer (PHY), requiring an external PHY, but provides all MAC-layer acceleration needed for industrial protocols like EtherCAT, PROFINET IRT, and Time-Sensitive Networking (TSN) edge nodes.
How much on-chip memory does the R5F572NNDGFP#10 provide?
The R5F572NNDGFP#10 includes 4 MB of on-chip flash memory with ECC protection and 1 MB of on-chip SRAM with optional parity checking. Flash supports dual-bank operation for safe over-the-air updates, while SRAM can be partitioned into instruction/data banks or used as a unified pool - both configurable via system control registers in the R5F572NNDGFP#10.
What analog and motor control peripherals are integrated in the R5F572NNDGFP#10?
The R5F572NNDGFP#10 integrates a 12-bit 16-channel ADC (0.5 µs conversion), a 32-bit quadrature encoder interface (QEI), a programmable gain amplifier (PGA) with 1–32× gain per channel, and eight complementary PWM output channels (MTIOC) with programmable dead-time insertion. These peripherals enable direct implementation of field-oriented control (FOC) loops, motor current sensing, and position feedback - all without external signal conditioning components in the R5F572NNDGFP#10.
R5F572NNDGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNDGFP#10 FAQ
1.How can I place an order for R5F572NNDGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNDGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNDGFP#10 reliable?
The price and inventory of R5F572NNDGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNDGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F572NNDGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNDGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNDGFP#10?
R5F572NNDGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNDGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNDGFP#10?
For technical support, including R5F572NNDGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNDGFP#10 requirements.
6.How does Aetrix verify that R5F572NNDGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F572NNDGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNDGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F572NNDGFP#10?
All R5F572NNDGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNDGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNDGFP#10 part is unused and in its original packaging.
Return procedure for R5F572NNDGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNDGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

