Renesas R5F572NNDGFP#30
- Part No.:
- R5F572NNDGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F572NNDGFP#30.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,906
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNDGFP#30 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 2 MB flash memory, 384 KB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and hardware encryption (AES-128/256, SHA, RSA). It targets industrial networked HMI and motion control systems requiring real-time deterministic response and secure connectivity.
For engineers reviewing the R5F572NNDGFP#30 datasheet, R5F572NNDGFP#30 pinout, R5F572NNDGFP#30 application, or R5F572NNDGFP#30 equivalent, key selection criteria include Ethernet timing compliance, CAN FD data-rate capability (up to 5 Mbps), flash write endurance (100k cycles), and functional safety support per IEC 61508 SIL2.
Technical Context
The R5F572NNDGFP#30 implements the RXv3 CPU core with 240 MHz max frequency, 6-stage superscalar pipeline, and dual-issue capability. It integrates a dedicated Ethernet MAC with MII/RMII interfaces, IEEE 1588 v2 hardware timestamping, and 16 KB packet buffer RAM.
Its peripheral set includes two CAN FD controllers supporting ISO 11898-1:2015 with bit rates up to 5 Mbps, a 12-bit ADC with 32 channels and 0.7 μs conversion time, and a programmable gain amplifier (PGA) with 1×–128× gain for sensor signal conditioning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core, 240 MHz max - enables deterministic real-time task scheduling with sub-100 ns interrupt latency |
| Flash Memory | 2 MB on-chip flash with ECC and 100k write/erase cycles - supports robust firmware updates and dual-bank swapping |
| SRAM | 384 KB general-purpose SRAM + 64 KB tightly coupled memory (TCM) - reduces cache miss penalty for critical ISR code |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII, hardware IEEE 1588 v2 timestamping - enables sub-100 ns time synchronization for industrial TSN applications |
| CAN FD | 2 × CAN FD controllers (ISO 11898-1:2015), up to 5 Mbps data rate - supports high-bandwidth diagnostics and actuator control in automotive-grade networks |
| ADC | 12-bit SAR ADC, 32 channels, 0.7 μs conversion time, ±1 LSB INL - suitable for closed-loop motor current sensing and analog sensor acquisition |
| Security | Hardware AES-128/256, SHA-1/224/256, RSA-2048, TRNG - accelerates TLS handshake and firmware signature verification without CPU overhead |
Pinout & Package
Package: 176-pin LFBGA (12 mm × 12 mm, 0.8 mm pitch), RoHS-compliant, moisture sensitivity level 3 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 general-purpose I/O | Configurable as GPIO, UART0/1/2/3, I²C, SPI, or timer output - supports multiplexed industrial interface routing |
| ETXD0–ETXD3 | Ethernet transmit data | MII interface pins for 10/100 Mbps operation - require controlled impedance trace routing (50 Ω ±10%) |
| ERXD0–ERXD3 | Ethernet receive data | MII input pins with internal 50 Ω termination - eliminate need for external termination resistors |
| CANFD0_TX / CANFD0_RX | CAN FD channel 0 differential pair | Direct connection to isolated CAN transceiver (e.g., RAA110000); supports 5 Mbps data phase with recessive dominant timing |
| VDDA / VSSA | Analog power supply / ground | Separate 3.3 V analog domain with dedicated LDO bypass capacitor pad - ensures <1 LSB noise floor for ADC operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN FD with protocol engine | Offloads CAN message filtering, buffering, and error handling from CPU - frees >15% MCU bandwidth for application logic |
| Hardware IEEE 1588 timestamping | Sub-10 ns resolution timestamp generation on PTP event frames - eliminates software-based timestamp jitter in TSN deployments |
| Programmable Gain Amplifier (PGA) | 1×–128× gain, rail-to-rail input/output, 10 MHz GBW - enables direct connection of low-output-impedance sensors (e.g., strain gauges) without external op-amps |
| Secure Boot with ROM bootloader | Immutable first-stage boot validates signed firmware image using ECDSA-P256 - prevents unauthorized firmware execution at power-on |
| Functional Safety Support | Built-in self-test (BIST) for flash/SRAM, lockstep CPU core option, and IEC 61508 SIL2-certified diagnostic library - reduces FMEDA effort for safety-critical systems |
Applications
| Industrial PLC Controller | Networked Servo Drive |
|---|---|
Use Scenario: Compact programmable logic controller with EtherCAT master capability and local I/O expansion. IC Role / Device Role / Timing Role: Main system controller executing ladder logic, managing EtherCAT frame timing, and synchronizing distributed I/O via IEEE 1588. Use Value: Integrated Ethernet MAC with hardware timestamping ensures <1 μs jitter in EtherCAT cycle timing, meeting Class A real-time requirements. | Use Scenario: Digital servo drive with field-oriented control (FOC), position feedback, and CAN FD-based commissioning. IC Role / Device Role / Timing Role: Real-time motor control processor running FOC algorithm at 20 kHz PWM, communicating torque commands via CAN FD. Use Value: Dual CAN FD controllers enable simultaneous use of one channel for motor control and another for parameter upload/download without bus arbitration delay. |
| Smart Energy Gateway | Factory Floor HMI Panel |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU/TCP, DLMS/COSEM, and MQTT data from smart meters. IC Role / Device Role / Timing Role: Secure edge node performing protocol translation, TLS-encrypted cloud upload, and local web server hosting. Use Value: Hardware crypto accelerators reduce TLS handshake time from ~300 ms (software-only) to <25 ms, enabling rapid reconnect after power loss. | Use Scenario: 7-inch resistive touchscreen HMI with local recipe storage, alarm logging, and remote diagnostics over Ethernet. IC Role / Device Role / Timing Role: Application host managing GUI rendering, SD card file I/O, and real-time alarm response via interrupt-driven GPIO. Use Value: 384 KB SRAM allows double-buffered framebuffer storage and concurrent execution of UI thread and background data logging without external SDRAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDGFP#30 | Same RX72N family, 1 MB flash / 256 KB SRAM, no Ethernet MAC | Suitable for CAN FD-only motion controllers without networked HMI or cloud connectivity | Select when Ethernet and IEEE 1588 are not required; reduces BOM cost by ~18% |
| R5F566TKEDFP#30 | RX66T family, 1.5 MB flash, 384 KB SRAM, no Ethernet, enhanced FPU for motor control | Optimized for high-speed FOC with 3-axis simultaneous control and encoder interpolation | Select for servo drives prioritizing computational throughput over network features |
Compared with R5F572MNDGFP#30 and R5F566TKEDFP#30, the R5F572NNDGFP#30 uniquely combines full Ethernet + IEEE 1588 + dual CAN FD in a single chip, eliminating external PHY and reducing PCB layer count by one in TSN-enabled industrial gateways.
Availability
R5F572NNDGFP#30 is available at Aetrix Electronics and suitable for industrial automation, factory floor HMIs, and networked servo drives requiring stable component supply across multi-year production cycles.
Supply support for R5F572NNDGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japan-based semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and IoT markets.
The RX72N Group is designed for real-time industrial networking applications, integrating Ethernet, CAN FD, and functional safety features to replace multi-chip solutions in PLCs, HMIs, and motion controllers.
FAQ
What is the maximum operating frequency of the R5F572NNDGFP#30?
The R5F572NNDGFP#30 operates at a maximum CPU frequency of 240 MHz, achieved using an on-chip PLL with external crystal input (typically 12 MHz or 20 MHz). This frequency is sustained across the full industrial temperature range (−40°C to +85°C) with appropriate voltage regulation (VCC = 3.3 V ±10%). The R5F572NNDGFP#30 maintains instruction-level compatibility with lower-frequency RX72N variants, allowing scalable design reuse.
Does the R5F572NNDGFP#30 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NNDGFP#30 includes hardware-accelerated IEEE 1588 v2 timestamping within its Ethernet MAC, supporting both one-step and two-step clock synchronization modes. It provides sub-10 ns timestamp resolution on PTP event frames (Sync, Delay_Req, Pdelay_Req, Pdelay_Resp), enabling compliance with IEC 61850-9-3 and IEEE 802.1AS for time-sensitive networking. The R5F572NNDGFP#30 does not require external timestamping ICs.
What security features are implemented in hardware on the R5F572NNDGFP#30?
The R5F572NNDGFP#30 integrates dedicated hardware accelerators for AES-128/256 (ECB/CBC/CTR/GCM), SHA-1/224/256, RSA-2048, and a true random number generator (TRNG). These operate independently of the CPU, enabling concurrent cryptographic operations without performance penalty. The R5F572NNDGFP#30 also includes secure boot with ROM-based bootloader verifying ECDSA-P256 signatures, preventing unauthorized firmware execution.
Can the R5F572NNDGFP#30 be used in functional safety-certified systems?
Yes, the R5F572NNDGFP#30 supports IEC 61508 SIL2 certification through built-in diagnostic features: flash/SRAM BIST, lockstep CPU core option (available in pin-compatible variant R5F572NNDFP#30), and certified diagnostic software library. Renesas provides FMEDA reports and safety manuals. The R5F572NNDGFP#30 itself is rated for Standard quality grade but meets SIL2 requirements when used per safety manual guidelines.
What package type and pin count does the R5F572NNDGFP#30 use?
The R5F572NNDGFP#30 uses a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFQFP) package with 0.5 mm pitch, measuring 20 mm × 20 mm. This package is distinct from the LFBGA variants in the RX72N family and provides accessible pins for prototyping and rework. The R5F572NNDGFP#30 pinout includes dedicated Ethernet MII signals, dual CAN FD transceiver interfaces, and 12-bit ADC inputs routed to outer rows for noise isolation.
R5F572NNDGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNDGFP#30 FAQ
1.How can I place an order for R5F572NNDGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNDGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNDGFP#30 reliable?
The price and inventory of R5F572NNDGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNDGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F572NNDGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNDGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNDGFP#30?
R5F572NNDGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNDGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNDGFP#30?
For technical support, including R5F572NNDGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNDGFP#30 requirements.
6.How does Aetrix verify that R5F572NNDGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F572NNDGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNDGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F572NNDGFP#30?
All R5F572NNDGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNDGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNDGFP#30 part is unused and in its original packaging.
Return procedure for R5F572NNDGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNDGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

