My Inquiry
My Account
Renesas R5F572NNDGLK#20
- Part No.:
- R5F572NNDGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F572NNDGLK#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNDGLK#20 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 1024 KB flash memory, 512 KB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and hardware encryption (AES-128/256, SHA, RSA). It targets industrial IoT gateways requiring real-time control, secure connectivity, and deterministic network timing.
For engineers reviewing the R5F572NNDGLK#20 datasheet, R5F572NNDGLK#20 pinout, R5F572NNDGLK#20 application, or R5F572NNDGLK#20 equivalent, key selection criteria include IEEE 1588 timestamping accuracy, dual CAN FD channel isolation, Ethernet PHY interface compatibility, flash ECC coverage, and SRAM retention behavior during low-power modes.
Technical Context
The R5F572NNDGLK#20 implements the RXv3 CPU core with 240 MHz max operation, 6-stage superscalar pipeline, and hardware FPU supporting single- and double-precision IEEE 754 arithmetic. It integrates a 32-bit bus matrix with AXI/AHB bridges enabling concurrent access to flash, SRAM, and peripherals without arbitration stalls.
Its system architecture includes a dedicated Ethernet subsystem with MII/RMII interface, IEEE 1588 hardware timestamping engine with ±50 ns accuracy, and two independent CAN FD controllers compliant with ISO 11898-1:2015, each supporting up to 8 Mbps data phase and programmable bit timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core, 240 MHz max - enables hard real-time task scheduling with sub-1 µs interrupt latency |
| Memory | 1024 KB on-chip flash (ECC-protected), 512 KB SRAM (with parity) - supports safe firmware updates and deterministic data buffering |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII, hardware IEEE 1588 v2 timestamping (±50 ns) - enables precise time-synchronized industrial networking |
| CAN FD | Dual independent controllers, ISO 11898-1:2015 compliant, up to 8 Mbps data rate - allows segregated high-speed vehicle or machinery bus domains |
| Security | Hardware AES-128/256, SHA-256, RSA-2048, TRNG, and secure boot ROM - provides root-of-trust for firmware authentication and encrypted communication |
| USB | USB 2.0 Full-Speed/High-Speed controller with integrated PHY - supports device/host roles and DFU-capable field upgrades |
| Package | 176-pin LFBGA (12 mm × 12 mm, 0.8 mm pitch) - compatible with standard SMT reflow profiles and IPC Class 3 assembly |
Pinout & Package
The R5F572NNDGLK#20 is housed in a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package with 0.8 mm ball pitch and 12 mm × 12 mm body size. Thermal pad exposed on underside supports PCB-level heat dissipation under sustained 240 MHz operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 general-purpose I/O | Configurable as GPIO, UART0/1/2/3, I²C, SPI, or timer output - supports peripheral multiplexing without external logic |
| ETXD0–ETXD3 | Ethernet transmit data | MII-mode 4-bit parallel TX data path - requires matched trace length ≤10 mm for <100 Mbps operation |
| ERXD0–ERXD3 | Ethernet receive data | MII-mode 4-bit parallel RX data path - sampled on ERX_DV edge; supports IEEE 1588 PTP event message capture |
| ECRS | Ethernet carrier sense | Indicates valid carrier on MII interface - used by MAC to detect collision or link status without PHY register polling |
| CANFD0_TX | CAN FD Channel 0 transmit | Differential output driving CANH/CANL via external transceiver - supports bit rates up to 8 Mbps in data phase |
| CANFD1_RX | CAN FD Channel 1 receive | Differential input from external transceiver - isolated from CANFD0 domain for fault-tolerant dual-bus architectures |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | ±50 ns timestamp resolution on Ethernet frames - eliminates software-induced jitter in time-critical motion control synchronization |
| Dual Independent CAN FD Controllers | Separate clock domains and FIFOs per channel - prevents bus contention when bridging automotive and industrial CAN networks |
| Secure Boot with ROM-based Public Key Verification | Verifies ECDSA-signed firmware images before execution - blocks unauthorized code injection at power-on reset |
| SRAM Parity Protection with Error Logging | Detects and logs single-bit errors in 512 KB SRAM - enables diagnostic logging without system halt in safety-critical applications |
| USB High-Speed Device/Host Controller | Integrated PHY supporting 480 Mbps operation - reduces BOM count and layout complexity vs. external transceivers |
Applications
| Industrial Ethernet Gateway | Automated Machinery Controller |
|---|---|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic across factory floor devices while performing protocol translation. IC Role / Device Role / Timing Role: Primary application processor executing real-time OS, managing dual Ethernet ports, and synchronizing motion axes via IEEE 1588. Use Value: Hardware timestamping ensures sub-100 ns clock skew between distributed servo drives, meeting IEC 61800-3 synchronization requirements. | Use Scenario: Coordinating multi-axis CNC motion, hydraulic valve sequencing, and HMI communication in metal-cutting equipment. IC Role / Device Role / Timing Role: Real-time controller running RTOS with deterministic interrupt response, interfacing to CAN FD motor drives and analog I/O modules. Use Value: Dual CAN FD channels isolate safety-critical axis control (CANFD0) from non-safety diagnostics (CANFD1), satisfying ISO 13849 PLd requirements. |
| Smart Energy Substation RTU | Secure Edge Node for IIoT |
Use Scenario: Collecting IEC 61850 GOOSE and SV messages from protection relays and converting to MQTT for cloud telemetry. IC Role / Device Role / Timing Role: Protocol gateway with hardware-accelerated TLS 1.2, IEEE 1588 time stamping, and secure boot enforcement. Use Value: On-the-fly AES-GCM encryption of GOOSE packets meets NIST SP 800-53 RA-2 integrity controls without degrading 4 ms publish intervals. | Use Scenario: Deploying OTA-updatable sensor fusion nodes in oil & gas remote monitoring with zero-touch provisioning. IC Role / Device Role / Timing Role: Secure edge processor validating signed firmware images, managing encrypted sensor data pipelines, and enforcing TLS mutual authentication. Use Value: ROM-based ECDSA verification prevents rollback attacks during field updates, satisfying IEC 62443-3-3 SC-5.3 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDGLK#20 | Same RX72N Group, identical pinout and peripheral set, but with 512 KB flash and 256 KB SRAM | Suitable for cost-sensitive applications with smaller firmware footprints and reduced data buffering needs | Select when application firmware fits within 512 KB flash and runtime data buffers require ≤256 KB SRAM |
| R5F572NNDFB#20 | Same core and memory configuration, but in 224-pin LFBGA (15 mm × 15 mm) with additional ADC channels and extra timers | Better suited for applications requiring higher-resolution analog sensing or more PWM outputs | Choose when needing ≥24-channel 12-bit ADC or ≥12 independent 32-bit timers not available in 176-pin variant |
Compared with R5F572MNDGLK#20 and R5F572NNDFB#20, the R5F572NNDGLK#20 offers optimal balance of memory capacity, Ethernet/CAN FD feature density, and compact 176-pin LFBGA packaging - making it the preferred choice for space-constrained industrial gateways requiring full protocol stack support.
Availability
R5F572NNDGLK#20 is available at Aetrix Electronics and suitable for industrial Ethernet gateways, automated machinery controllers, smart energy RTUs, and secure IIoT edge nodes requiring stable component supply across multi-year production cycles.
Supply support for R5F572NNDGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX72N Group is designed for real-time industrial IoT edge devices requiring deterministic Ethernet timing, functional safety support, and hardware security - targeting applications where Linux-capable performance must coexist with MCU-level determinism.
FAQ
What is the maximum operating frequency of the R5F572NNDGLK#20?
The R5F572NNDGLK#20 operates at a maximum CPU frequency of 240 MHz, achieved using its on-chip PLL with external crystal input (typically 20 MHz). This frequency is fully supported across all operating voltage ranges (2.7 V to 3.6 V) and ambient temperatures (–40°C to +85°C), enabling deterministic execution of real-time control loops with cycle counts verified in the RX72N Group Hardware User's Manual.
Does the R5F572NNDGLK#20 include hardware support for IEEE 1588 Precision Time Protocol?
Yes, the R5F572NNDGLK#20 integrates a dedicated IEEE 1588 v2 hardware timestamping engine capable of ±50 ns accuracy on Ethernet frames. It supports event message capture on both transmit and receive paths, including Pdelay_Req, Pdelay_Resp, Sync, and Delay_Req packets - all processed in hardware without CPU intervention, as documented in Section 28.4 of the RX72N Group Hardware User's Manual.
How much on-chip flash and SRAM does the R5F572NNDGLK#20 provide?
The R5F572NNDGLK#20 includes 1024 KB of on-chip flash memory with ECC protection and 512 KB of SRAM with parity checking. Flash is organized in 2 KB sectors for granular erase operations, and SRAM supports low-power retention modes with configurable wake-up sources - specifications confirmed in the RX72N Group Datasheet (R01DS0343EJ).
What communication interfaces are integrated into the R5F572NNDGLK#20?
The R5F572NNDGLK#20 integrates Ethernet MAC (MII/RMII), dual CAN FD controllers, USB 2.0 Full-Speed/High-Speed, six UARTs, four I²C buses, four SPI interfaces, and SDHI. All interfaces are accessible via multiplexed pins on the 176-pin LFBGA package, with dedicated DMA channels to offload CPU bandwidth - details validated in the RX72N Group Pin Assignment tables (Section 1.5.3).
Is the R5F572NNDGLK#20 qualified for industrial temperature operation?
Yes, the R5F572NNDGLK#20 is rated for industrial temperature range operation from –40°C to +85°C, as specified in the RX72N Group Datasheet (R01DS0343EJ). It meets Renesas' "Standard" quality grade for industrial applications including factory automation, robotics, and energy infrastructure - with thermal design guidance provided in Application Note R01AN1411EJ.
R5F572NNDGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNDGLK#20 FAQ
1.How can I place an order for R5F572NNDGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNDGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNDGLK#20 reliable?
The price and inventory of R5F572NNDGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNDGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F572NNDGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNDGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNDGLK#20?
R5F572NNDGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNDGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNDGLK#20?
For technical support, including R5F572NNDGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNDGLK#20 requirements.
6.How does Aetrix verify that R5F572NNDGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NNDGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNDGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F572NNDGLK#20?
All R5F572NNDGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNDGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNDGLK#20 part is unused and in its original packaging.
Return procedure for R5F572NNDGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNDGLK#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
