Renesas R5F572NNHDBD#20
- Part No.:
- R5F572NNHDBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F572NNHDBD#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:162
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNHDBD#20 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, double-precision IEEE-754 FPU, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), and integrated Ethernet MAC compliant with IEEE 1588 - deployed in industrial HMIs, motor control gateways, and real-time PLC edge nodes.
For engineers reviewing the R5F572NNHDBD#20 datasheet, R5F572NNHDBD#20 pinout, R5F572NNHDBD#20 application, or R5F572NNHDBD#20 equivalent, key selection criteria include IEEE 1588 PTP timing accuracy, dual-bank flash for safe firmware updates, 182 GPIOs with 5-V tolerance, CAN FD readiness via software configuration, and hardware-accelerated trigonometric functions for motion control loops.
Technical Context
The R5F572NNHDBD#20 implements the RXv3 core with 16 register banks, double-precision FPU (21 instructions), and collective register save for deterministic interrupt latency. It integrates two independent Ethernet MAC channels with EPTPCb for hardware timestamping and EDMACa for descriptor-based DMA - enabling synchronized multi-axis motion control over time-sensitive networking.
Its memory subsystem includes 4 MB dual-bank flash (120 MHz zero-wait access on cache hit), 1 MB SRAM split into 512 KB fast-access RAM and 512 KB expansion RAM, plus 32 KB ECC RAM for safety-critical data buffers. Clock architecture supports independent domain scaling: ICLK up to 240 MHz, PCLKA up to 120 MHz for peripherals like ETHERC and GPTW, and PCLKB up to 60 MHz for timers and ADC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - delivers 1396 CoreMark; enables real-time deterministic execution in motion control and industrial automation. |
| FPU | Double-precision IEEE-754 coprocessor - supports high-accuracy floating-point math for servo algorithms and sensor fusion without software emulation. |
| Flash Memory | 4 MB dual-bank code flash - allows background programming and seamless bank switching for fail-safe OTA updates in field-deployed equipment. |
| RAM | 1 MB SRAM (512 KB + 512 KB) + 32 KB ECC RAM - provides ample buffer space for Ethernet frame queues and safety-monitored variables per IEC 60730. |
| Ethernet | Dual IEEE 1588-compliant MAC + EPTPCb hardware timestamping - achieves sub-microsecond clock synchronization across distributed I/O nodes. |
| ADC/DAC | Two 12-bit A/D units (29 total channels) + 2-channel 12-bit D/A - supports simultaneous analog sensing and actuator control in closed-loop systems. |
| Timers | 29 extended-function timers including GPTW (4×32-bit), MTU3a (9-channel), TPUa (6-channel) - enables precise PWM generation for 3-phase inverters with dead-time compensation. |
Pinout & Package
Package: PLQP0176KB-C - 176-pin LQFP, 24 × 24 mm, 0.5-mm pitch, RoHS-compliant, operating temperature range –40°C to +85°C (D-version).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Single 2.7–3.6 V supply; separate analog domains enable noise-isolated ADC operation. |
| RES# | Active-low reset input | Asynchronous hardware reset; compatible with standard push-button or supervisor IC assertion. |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal; required for IEEE 1588 precision timing and USB clock derivation. |
| ETH_MDC / ETH_MDIO | PHY management interface | IEEE 802.3-compliant MDIO bus for configuring external PHYs without CPU intervention. |
| ETH_TXD0–3 / ETH_RXD0–3 | Ethernet physical layer I/O | 4-bit transmit/receive data lanes for MII mode; configurable for RMII with external PHY. |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 Full-Speed interface | Integrated transceiver supports host/device/OTG; no external pull-ups needed - reduces BOM count. |
| CAN0_TX / CAN0_RX | Channel 0 CAN bus interface | ISO 11898-1 compliant differential pair; supports 1 Mbps operation with built-in filtering and mailbox arbitration. |
| SD0_CLK / SD0_CMD / SD0_DAT0–3 | SD host interface signals | 4-bit SD bus supporting high-speed mode (25 MB/s); includes CRC7/CRC16 error checking per SD spec v3.01. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | EPTPCb module captures packet timestamps at wire speed with hardware-aligned PTP event detection - eliminates software jitter in time-critical networks. |
| Dual-Bank Flash with BGO | Enables background erase/program while executing from alternate bank - critical for zero-downtime firmware upgrades in unattended industrial gateways. |
| Trigonometric Function Unit (TFU) | Hardware-accelerated sine/cosine/arctangent - reduces motion control loop latency by >90% vs. software library, enabling 10 kHz servo update rates. |
| IEC 60730 Safety Support | Includes oscillation-stop detection, CRC-A for memory, IWDTa with window function, and register write protection - simplifies Class B certification evidence collection. |
| Event Link Controller (ELC) | 135 internal event sources routed without CPU involvement - e.g., ADC conversion completion triggers GPTW PWM update, eliminating ISR overhead. |
Applications
| Industrial HMI Gateway | Motion Control Edge Node |
|---|---|
Use Scenario: Embedded controller aggregating data from EtherCAT slaves, rendering graphics on TFT-LCD, and exposing REST API over Ethernet. IC Role / Device Role / Timing Role: Primary application processor running RTOS; GLCDC drives 800×480 display; dual Ethernet MAC handles time-synchronized fieldbus bridging. Use Value: Integrated DRW2D engine accelerates GUI rendering; IEEE 1588 sync ensures deterministic HMI response to motion events within 100 µs. | Use Scenario: Compact servo drive controlling BLDC motor via FOC algorithm, with real-time current sensing and position feedback. IC Role / Device Role / Timing Role: Real-time control MCU executing FOC loop at 20 kHz; GPTW generates complementary PWM with programmable dead time; TFU computes sine/cosine in <100 ns. Use Value: On-chip 12-bit dual ADC samples phase currents simultaneously; ECC RAM protects PID coefficients against bit flips during EMI exposure. |
| Smart Energy Meter Hub | Factory Automation I/O Module |
Use Scenario: DIN-rail mounted concentrator collecting meter readings via RS485 Modbus, storing logs in data flash, and reporting via cellular backhaul. IC Role / Device Role / Timing Role: Data aggregation MCU with dual SCI interfaces (Modbus RTU + AT command channel); 32 KB data flash retains 10 years of hourly logs at 100,000 write cycles. Use Value: RTC with battery backup maintains accurate time stamping during mains failure; low-power software standby draws <10 µA. | Use Scenario: Distributed digital I/O node with 32 isolated inputs/outputs, connected via PROFINET or EtherNet/IP to PLC. IC Role / Device Role / Timing Role: Protocol offload processor handling Ethernet frame assembly/disassembly; EDMACa manages descriptor chains for zero-copy packet processing. Use Value: Dual Ethernet MAC supports redundant ring topology; 182 GPIOs include 19 pins with 5-V tolerance for direct connection to legacy 24 V sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHDBD#20 | Same RX72N group, 2 MB flash (vs. 4 MB), identical pinout and peripheral set. | Suitable for cost-sensitive designs where firmware size <2 MB and dual-bank update not required. | Select when flash capacity and BGO programming are non-critical; retains full peripheral compatibility and same thermal profile. |
| R5F566NHDFB#30 | RX66N group, 160 MHz, 2 MB flash, single Ethernet MAC, no IEEE 1588 hardware support. | Targeted at simpler gateway applications without time-synchronized networking or dual-MAC redundancy. | Choose for lower-cost entry-level industrial connectivity where PTP timing and dual Ethernet are unnecessary. |
Compared with R5F572MNHDBD#20, the R5F572NNHDBD#20 adds 2 MB flash capacity and guaranteed dual-bank operation for robust firmware updates; versus R5F566NHDFB#30, it delivers 50% higher CPU performance, hardware PTP timestamping, and dual Ethernet - essential for deterministic distributed control.
Availability
R5F572NNHDBD#20 is available at Aetrix Electronics and suitable for industrial HMIs, motion control gateways, and smart energy meter hubs requiring stable component supply across multi-year production cycles.
Supply support for R5F572NNHDBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX72N Group is designed for real-time industrial edge applications demanding high-performance computation, deterministic networking, functional safety, and rich human-machine interface capabilities - with R5F572NNHDBD#20 representing its highest-flash, dual-Ethernet variant.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572NNHDBD#20?
The R5F572NNHDBD#20 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's 16-register bank architecture, zero-wait flash access at 120 MHz (cache-hit), and dual-issue capable pipeline - making R5F572NNHDBD#20 suitable for real-time industrial control tasks where deterministic latency is critical.
Does the R5F572NNHDBD#20 support IEEE 1588 Precision Time Protocol hardware timestamping?
Yes, the R5F572NNHDBD#20 integrates the EPTPCb (PTP module for Ethernet controller) that complies with IEEE 1588-2008. It performs hardware timestamping of Ethernet frames at the MAC boundary with sub-microsecond resolution, enabling synchronized multi-axis motion control and time-aware networking without CPU overhead - a capability confirmed in R01DS0343EJ0120 Rev.1.20 Section 1.1.
How much on-chip flash and RAM does the R5F572NNHDBD#20 include, and what safety features do they support?
The R5F572NNHDBD#20 includes 4 MB of dual-bank code flash memory and 1 MB of SRAM (512 KB + 512 KB), plus 32 KB of ECC RAM and 8 KB of standby RAM. The ECC RAM implements SEC-DED (single-error correction, double-error detection), and the flash supports background programming/erasing (BGO) - both features directly support IEC 60730 Class B compliance requirements documented in the device's safety manual.
What communication interfaces are integrated into the R5F572NNHDBD#20 for industrial connectivity?
The R5F572NNHDBD#20 integrates dual IEEE 1588-compliant Ethernet MACs, three CAN channels (ISO 11898-1), 13 SCI channels (including LIN-capable SCIh), three I²C interfaces (up to 1 Mbps), four SPI/RSPI channels, one QSPI, SDHI, MMCIF, USB 2.0 FS host/function/OTG, and parallel camera interface (PDC). These interfaces collectively support industrial protocols including EtherNet/IP, PROFINET, CANopen, and Modbus TCP - all verified in the RX72N Group datasheet R01DS0343EJ0120.
Is the R5F572NNHDBD#20 pin-compatible with other RX72N group MCUs in the same package?
Yes, the R5F572NNHDBD#20 uses the PLQP0176KB-C 176-pin LQFP package and shares identical pinout with other RX72N devices in that footprint, including R5F572MNHDBD#20 and R5F572NNHDBD#20 variants. All share the same 182 GPIO allocation, power/ground layout, and peripheral signal mapping - enabling scalable design reuse across performance tiers without PCB revision.
R5F572NNHDBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX72N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNHDBD#20 FAQ
1.How can I place an order for R5F572NNHDBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNHDBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNHDBD#20 reliable?
The price and inventory of R5F572NNHDBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNHDBD#20 is usually 5 days.
3.What payment methods are accepted for R5F572NNHDBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNHDBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNHDBD#20?
R5F572NNHDBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNHDBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNHDBD#20?
For technical support, including R5F572NNHDBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNHDBD#20 requirements.
6.How does Aetrix verify that R5F572NNHDBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NNHDBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNHDBD#20 meets industry standards.
7.What is the process for return or replacement of R5F572NNHDBD#20?
All R5F572NNHDBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNHDBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNHDBD#20 part is unused and in its original packaging.
Return procedure for R5F572NNHDBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNHDBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

