Renesas R5F572NNHDFP#30
- Part No.:
- R5F572NNHDFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F572NNHDFP#30.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,397
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNHDFP#30 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, double-precision IEEE-754 FPU, 2 MB on-chip code flash, 1 MB SRAM (512 KB + 512 KB expansion), and integrated Ethernet MAC compliant with IEEE 1588. It supports CAN (3 channels), USB 2.0 FS host/function, SDHI, QSPI, and GLCDC - deployed in industrial HMIs, networked PLCs, and real-time motion controllers.
For engineers reviewing the R5F572NNHDFP#30 datasheet, R5F572NNHDFP#30 pinout, R5F572NNHDFP#30 application, or R5F572NNHDFP#30 equivalent, key selection criteria include IEEE 1588 PTP timing accuracy, dual-bank flash for safe firmware updates, 182 GPIO with 5-V tolerance, ECC-protected RAM for IEC 60730 Class B compliance, and hardware-accelerated trigonometric (TFU) and AES encryption functions.
Technical Context
The R5F572NNHDFP#30 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. Its clock system integrates PLLs, HOCO/LOCO oscillators, and independent PCLK domains (PCLKA up to 120 MHz, PCLKB up to 60 MHz) enabling precise peripheral timing isolation.
It features three DMA subsystems - DMACAa (8 channels), EXDMAC (2 channels), and DTCb (1 channel) - coordinated via Event Link Controller (ELC) for zero-CPU-intervention peripheral chaining. The memory subsystem includes 2 MB code flash with ROM cache, 32 KB data flash (100k erase cycles), 32 KB ECC RAM (SEC-DED), and 8 KB standby RAM backed by VBATT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - delivers 1396 CoreMark; supports little/big-endian data, 113 instructions including DSP and FP ops. |
| FPU | Double-precision IEEE-754 coprocessor - enables high-accuracy motor control math and sensor fusion without software emulation overhead. |
| Flash Memory | 2 MB code flash + 32 KB data flash - dual-bank structure allows background programming and safe over-the-air (OTA) updates. |
| RAM | 1 MB total SRAM (512 KB main + 512 KB expansion) + 32 KB ECC RAM - SEC-DED protection meets IEC 60730 functional safety requirements. |
| Connectivity | Ethernet MAC ×2 (IEEE 1588 PTP), CAN ×3 (32 mailboxes/channel), USB 2.0 FS host/function, SDHI, QSPI, 3×I²C, 13×SCI - full industrial protocol stack support. |
| Timers & PWM | GPTW ×4 (32-bit), MTU3a ×9, TPUa ×6 - hardware dead-time generation, complementary PWM, and A/D trigger synchronization for servo drives. |
| Security & Safety | Trusted Secure IP (TSIP), AES-128/192/256, oscillation-stop detection, CRC accelerator, IWDT with window function - certified for IEC 60730 Class B. |
Pinout & Package
Package: PLQP0176KB-C - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, operating temperature range –40°C to +85°C (D-version).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate analog/digital rails; 2.7–3.6 V operation with internal voltage monitoring and reset generation. |
| RES# | Active-low reset input | Hardware reset assertion; synchronous release with power-on reset and LVD detection. |
| XTAL, EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal; enables precise system clock and RTC reference. |
| ETH_MDC, ETH_MDIO | PHY management interface | IEEE 802.3u-compliant MII/RMII control for external PHY configuration and status polling. |
| TXD0, RXD0 | SCI0 asynchronous serial interface | Full-duplex UART with programmable baud rate, noise filtering, and ELC-triggered event handling. |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 Full-Speed transceiver | Integrated PHY supports host/device/OTG modes; no external resistors required. |
| SD_CLK, SD_CMD, SD_DAT0–3 | SD host interface signals | 1-/4-bit SD bus supporting SD memory and SDIO cards per Physical Layer Spec v3.01. |
| QSPI_IO0–3, QSPI_CLK, QSPI_CS# | Quad SPI interface | Direct connection to quad-output serial flash; supports single/dual/quad I/O modes with configurable phase/polarity. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol (PTP) | Hardware timestamping in ETHERC/EPTPC enables sub-microsecond time synchronization across industrial Ethernet networks. |
| Dual-bank flash memory | Enables seamless firmware updates: one bank executes while the other is reprogrammed - critical for uptime-sensitive automation systems. |
| Arithmetic Unit for Trigonometric Functions (TFU) | Hardware-accelerated sine/cosine/arctangent computation reduces CPU load in servo motor control and robotics path planning. |
| Event Link Controller (ELC) | 135 internal event sources can be chained without CPU intervention - e.g., timer overflow → A/D start → DMA transfer → interrupt. |
| IEC 60730 Class B support | Includes self-test for A/D converter, oscillation-stop detection, CRC accelerator, register write protection, and IWDT windowing - simplifies safety certification. |
Applications
| Industrial HMI Controllers | Networked PLC Edge Nodes |
|---|---|
Use Scenario: High-resolution graphic LCD panels with touch input in factory-floor operator terminals. IC Role / Device Role / Timing Role: R5F572NNHDFP#30 acts as central controller with GLCDC driving parallel RGB interface, DRW2D accelerating 2D graphics, and TFU computing real-time gauge animations. Use Value: Integrated GLCDC + DRW2D eliminates external display controller; 240 MHz CPU ensures <16 ms frame rendering at 60 Hz. | Use Scenario: Distributed I/O modules communicating via EtherNet/IP or PROFINET over industrial Ethernet. IC Role / Device Role / Timing Role: R5F572NNHDFP#30 serves as protocol stack processor with IEEE 1588 PTP for deterministic cycle timing and dual-channel ETHERC for redundancy. Use Value: Hardware PTP timestamping achieves ±50 ns sync accuracy - meeting PROFINET IRT timing class A requirements. |
| Servo Drive Motion Controllers | Smart Energy Gateways |
Use Scenario: Closed-loop position/velocity control of 3-phase PMSM motors using space-vector PWM. IC Role / Device Role / Timing Role: R5F572NNHDFP#30 executes FOC algorithm using double-precision FPU, generates complementary PWM via GPTW/MTU3a with hardware dead-time, and samples current via S12AD. Use Value: 240 MHz CPU + dedicated PWM timers enable 20 kHz PWM carrier with <100 ns jitter - critical for low-noise motor operation. | Use Scenario: Gateway aggregating Modbus RTU (via CAN), BACnet MS/TP (via SCI), and MQTT over TLS (via Ethernet) for building energy management. IC Role / Device Role / Timing Role: R5F572NNHDFP#30 hosts dual-protocol stacks, performs AES-256 encryption for secure cloud upload, and manages time-stamped metering data with RTC+backup RAM. Use Value: On-chip TSIP and AES engine offload crypto processing from CPU - sustaining 100+ TLS handshakes/sec without performance penalty. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHDFP#30 | Same RX72N family, identical package and pinout, but with 4 MB code flash and 1.5 MB SRAM (512 KB + 1 MB expansion). | Better suited for complex protocol stacks (e.g., OPC UA server + web UI) requiring larger code/data footprint. | Select when firmware size exceeds 2 MB or additional SRAM is needed for multi-threaded RTOS operation. |
| R5F566TKHDFP#30 | RX66T family, 160 MHz CPU, no IEEE 1588, no GLCDC, smaller flash (1 MB), but higher CAN mailbox count (64 vs. 32) and enhanced encoder interfaces. | Optimized for motor control only - lacks Ethernet, SDHI, and graphics peripherals. | Choose for cost-sensitive servo/inverter designs where Ethernet and display are unnecessary. |
Compared with R5F572MNHDFP#30, the R5F572NNHDFP#30 trades flash/SRAM capacity for lower unit cost and identical peripheral set; versus R5F566TKHDFP#30, it adds IEEE 1588, GLCDC, and SDHI at the expense of motor-specific timer enhancements - making it the balanced choice for converged HMI+control+connectivity applications.
Availability
R5F572NNHDFP#30 is available at Aetrix Electronics and suitable for industrial HMIs, networked PLC edge nodes, and servo drive motion controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572NNHDFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX72N Group - including R5F572NNHDFP#30 - was designed specifically for real-time industrial automation systems requiring deterministic Ethernet, functional safety, rich human-machine interface capability, and cryptographic security in a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572NNHDFP#30?
The R5F572NNHDFP#30 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's efficient pipeline, double-precision FPU, and zero-wait-state access to on-chip SRAM and flash cache - enabling real-time deterministic execution in demanding industrial control loops.
Does the R5F572NNHDFP#30 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NNHDFP#30 includes dedicated hardware in its EPTPC module for IEEE 1588-2008 (PTPv2) timestamping, with nanosecond-resolution capture on both transmit and receive paths. When paired with the dual-channel ETHERC, the R5F572NNHDFP#30 achieves sub-100 ns time synchronization accuracy - essential for PROFINET IRT and EtherCAT master applications.
What safety certifications or features does the R5F572NNHDFP#30 provide for industrial use?
The R5F572NNHDFP#30 includes multiple IEC 60730 Class B compliance features: oscillation-stop detection, CRC accelerator, self-diagnostic A/D test, register write protection, IWDT with windowing, and 32 KB ECC RAM with SEC-DED error correction. These are documented in Renesas' Functional Safety Manual R01UM0127EJ0200 and enable streamlined certification for safety-critical industrial equipment.
What is the flash memory configuration of the R5F572NNHDFP#30, and does it support background programming?
The R5F572NNHDFP#30 integrates 2 MB of on-chip code flash memory organized in a dual-bank structure, plus 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. Both support background programming (BGO), allowing code execution from one bank while the other is erased or programmed - a key enabler for fail-safe firmware updates in the R5F572NNHDFP#30.
Which graphics and display interfaces are supported by the R5F572NNHDFP#30?
The R5F572NNHDFP#30 integrates a full-featured Graphic-LCD Controller (GLCDC) supporting parallel RGB (up to 18-bit), ITU-R BT.601/656 video input via PDC, and hardware-accelerated 2D drawing (DRW2D). It drives resolutions up to WXGA (1280×800) with alpha blending and layer composition - eliminating need for external display controllers in industrial HMI designs using the R5F572NNHDFP#30.
R5F572NNHDFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX72N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNHDFP#30 FAQ
1.How can I place an order for R5F572NNHDFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNHDFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNHDFP#30 reliable?
The price and inventory of R5F572NNHDFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNHDFP#30 is usually 5 days.
3.What payment methods are accepted for R5F572NNHDFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNHDFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNHDFP#30?
R5F572NNHDFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNHDFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNHDFP#30?
For technical support, including R5F572NNHDFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNHDFP#30 requirements.
6.How does Aetrix verify that R5F572NNHDFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F572NNHDFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNHDFP#30 meets industry standards.
7.What is the process for return or replacement of R5F572NNHDFP#30?
All R5F572NNHDFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNHDFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNHDFP#30 part is unused and in its original packaging.
Return procedure for R5F572NNHDFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNHDFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

