Renesas R5F572NNHGFB#10
- Part No.:
- R5F572NNHGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572NNHGFB#10.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,956
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNHGFB#10 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 1024 KB flash, 512 KB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and hardware encryption (AES-128/256, SHA, TRNG). It targets industrial IoT gateways requiring real-time control, secure connectivity, and deterministic network timing.
For engineers reviewing the R5F572NNHGFB#10 datasheet, R5F572NNHGFB#10 pinout, R5F572NNHGFB#10 application, or R5F572NNHGFB#10 equivalent, key selection criteria include Ethernet PTP timing accuracy, dual CAN FD channel independence, flash ECC coverage scope, SRAM retention behavior during low-power modes, and hardware crypto engine throughput for TLS 1.2 handshake acceleration.
Technical Context
The R5F572NNHGFB#10 implements the RXv3 CPU core with 240 MHz max frequency, 6-stage superscalar pipeline, and FPU supporting single/double-precision IEEE 754 arithmetic. Its system architecture integrates a 32-bit AXI bus matrix, multi-layer AHB/APB bridges, and dedicated DMA channels for Ethernet, USB, and SDHI peripherals.
Timing control includes a programmable PLL with fractional divider, independent clock domains for CPU/peripherals/USB/Ethernet, and 12-channel event link controller enabling zero-latency peripheral synchronization without CPU intervention - critical for motion control and synchronized I/O sampling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RXv3 32-bit superscalar CPU, 240 MHz max - enables hard real-time task scheduling with sub-1 µs interrupt latency. |
| Memory | 1024 KB on-chip flash (ECC-protected), 512 KB SRAM (with parity) - supports safe firmware updates and data logging with error detection. |
| Ethernet | 10/100 Mbps MAC with IEEE 1588 v2 hardware timestamping (±50 ns accuracy) - delivers deterministic time synchronization for industrial automation. |
| CAN FD | Dual independent CAN FD controllers (up to 8 Mbps data phase) - allows segregated high-speed diagnostics and control networks. |
| Security | Hardware AES-128/256, SHA-1/256, TRNG, and secure boot ROM - accelerates TLS 1.2/1.3 handshakes and prevents unauthorized firmware execution. |
| Package | 224-pin LFBGA (15 mm × 15 mm, 0.8 mm pitch) - provides full peripheral access including 16-bit RGB LCD interface and SDHI with 4-bit eMMC support. |
| Power Modes | Four low-power modes (LPM0–LPM3); LPM3 draws 120 µA @ 3.3 V with RTC + 8 KB SRAM retention - extends battery life in edge nodes. |
Pinout & Package
The R5F572NNHGFB#10 is housed in a 224-pin LFBGA package (15 mm × 15 mm, 0.8 mm pitch) with exposed thermal pad. Pin assignments conform to the RX72N Group Hardware User's Manual Rev.1.20, Section 1.5.1 and 1.6.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 general-purpose I/O | Configurable as GPIO, UART0/1/2/3, SPI0/1, I²C0/1, or timer output - supports multiplexed industrial communication interfaces. |
| ETXD0–ETXD3 | Ethernet transmit data | Differential 100 Mbps TX outputs with integrated slew-rate control - eliminates external termination for direct PHY connection. |
| ERXD0–ERXD3 | Ethernet receive data | Differential 100 Mbps RX inputs with built-in bias and noise rejection - reduces EMI susceptibility in noisy factory environments. |
| CANFD0_TX / CANFD0_RX | CAN FD Channel 0 transceiver interface | Direct connection to ISO 11898-2 compliant transceiver - enables 5 Mbps arbitration and 8 Mbps data phase without external level shifting. |
| USB_VBUS / USB_ID | USB OTG role detection | Hardware-based host/peripheral mode selection - simplifies dual-role USB design without firmware polling. |
| VDD_ETH / VSS_ETH | Ethernet PHY power domain | Isolated 3.3 V supply pins with dedicated decoupling - prevents digital noise coupling into sensitive analog Ethernet receiver paths. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | Sub-50 ns timestamp resolution with hardware capture on all Ethernet frames - enables precise time-of-arrival measurement for TSN-compliant scheduling. |
| Dual Independent CAN FD Controllers | Separate message RAM, filters, and FIFOs per channel - eliminates resource contention between safety-critical and non-safety networks. |
| Secure Boot with Public Key Verification | ROM-based bootloader validates ECDSA-signed firmware images using embedded root keys - prevents execution of tampered code during startup. |
| Event Link Controller (ELC) | 12-channel hardware event router triggering peripheral actions without CPU wake-up - reduces power consumption in sensor aggregation applications. |
| SDHI with eMMC 4.5 Support | 4-bit wide interface with HS200 mode (156 MB/s) and automatic tuning - enables local data buffering for predictive maintenance analytics. |
Applications
| Industrial Ethernet Gateway | Programmable Logic Controller (PLC) |
|---|---|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET devices into a unified OPC UA server with time-synchronized diagnostics. IC Role / Device Role / Timing Role: Central real-time controller executing deterministic cyclic tasks while maintaining IEEE 1588-synchronized clocks across all connected networks. Use Value: Hardware PTP timestamping ensures <50 ns clock skew between field devices, enabling coordinated motion control across multiple axes. | Use Scenario: Executing ladder logic and safety routines in compact modular PLCs with integrated I/O expansion via CAN FD. IC Role / Device Role / Timing Role: Main processor managing scan cycle timing, safety monitoring, and dual-network communication (CAN FD for I/O modules, Ethernet for HMI). Use Value: Dual CAN FD controllers allow isolated high-speed I/O module communication without CPU overhead, improving scan cycle consistency. |
| Smart Energy Meter Hub | Factory Asset Monitor |
Use Scenario: Collecting AMI data from DLMS/COSEM meters over PRIME or G3-PLC, then forwarding via LTE-M with encrypted payload. IC Role / Device Role / Timing Role: Secure edge node performing TLS 1.3 encryption, secure boot validation, and time-stamped meter data logging. Use Value: On-chip AES-256 and TRNG accelerate TLS handshakes by 4× vs. software-only implementation, reducing cellular airtime cost. | Use Scenario: Monitoring vibration, temperature, and current on CNC spindles with FFT analysis and anomaly detection before wireless transmission. IC Role / Device Role / Timing Role: Real-time signal processor running FFT on ADC samples while simultaneously managing BLE/Wi-Fi coexistence. Use Value: 240 MHz RXv3 core with double-precision FPU computes 1024-point FFT in <1.2 ms, enabling sub-100 ms predictive alerts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHGFB#10 | Same RX72N Group, but with 512 KB flash and 256 KB SRAM - no hardware crypto accelerator or Ethernet MAC. | Suitable for cost-sensitive HMI or motor control where network security and deterministic timing are not required. | Select when Ethernet, IEEE 1588, or hardware crypto are unnecessary - reduces BOM cost by ~18%. |
| R5F566TEHGFP#30 | RX66T Group part: 160 MHz, 512 KB flash, no Ethernet, dual CAN FD, enhanced PWM timers for motor control. | Optimized for servo drive control with 3-phase PWM complementary outputs and encoder interface - lacks industrial networking features. | Choose for high-performance motor control applications needing advanced PWM and encoder capture, not networked edge intelligence. |
Compared with R5F572MNHGFB#10 and R5F566TEHGFP#30, the R5F572NNHGFB#10 uniquely combines full Ethernet PTP timing, dual CAN FD, and hardware crypto in a single die - making it the only RX72N variant qualified for time-sensitive industrial gateway designs requiring concurrent secure connectivity and deterministic I/O.
Availability
R5F572NNHGFB#10 is available at Aetrix Electronics and suitable for industrial IoT gateways, programmable logic controllers, smart energy hubs, and factory asset monitors requiring stable component supply and long-term lifecycle support.
Supply support for R5F572NNHGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX72N Group is designed specifically for industrial edge computing - integrating real-time control, secure connectivity, and deterministic networking in a single MCU to replace multi-chip gateway architectures.
FAQ
What is the maximum operating frequency of the R5F572NNHGFB#10?
The R5F572NNHGFB#10 operates at a maximum CPU frequency of 240 MHz, achieved via its on-chip PLL with fractional divider. This frequency is sustained under full load with proper thermal management and 3.3 V ±5% supply. The RXv3 core's superscalar architecture delivers up to 416 CoreMark/MHz, enabling complex real-time tasks such as simultaneous Ethernet packet processing, CAN FD frame handling, and cryptographic operations without jitter.
Does the R5F572NNHGFB#10 support IEEE 1588 Precision Time Protocol hardware timestamping?
Yes, the R5F572NNHGFB#10 includes dedicated IEEE 1588 v2 hardware timestamping logic within its Ethernet MAC. It captures transmit and receive timestamps with ±50 ns accuracy relative to the internal 50 MHz reference clock, supports PTP event message filtering, and provides hardware-assisted correction for ingress/egress delays. This capability is essential for implementing time-sensitive networking (TSN) endpoints in industrial automation systems.
What security features are implemented in hardware on the R5F572NNHGFB#10?
The R5F572NNHGFB#10 integrates a dedicated security engine supporting AES-128/256 (ECB/CBC/CTR/GCM), SHA-1/256, RSA-2048 signature verification, and a true random number generator (TRNG). It also includes secure boot ROM with ECDSA public-key verification, memory protection units (MPUs) with region-based access control, and tamper-detection circuitry. These features enable TLS 1.2/1.3 acceleration and secure firmware updates without software-based crypto bottlenecks.
How many CAN FD interfaces does the R5F572NNHGFB#10 provide, and are they electrically isolated?
The R5F572NNHGFB#10 integrates two fully independent CAN FD controllers (CANFD0 and CANFD1), each with dedicated message RAM, filter units, and FIFOs. Neither controller includes galvanic isolation - external ISO 11898-2 transceivers (e.g., TJA1044T) must be used for physical layer isolation. The independence ensures no resource contention between networks, allowing one channel to handle safety-critical motion commands while the other manages non-critical diagnostics.
What package type and pin count does the R5F572NNHGFB#10 use?
The R5F572NNHGFB#10 uses a 224-pin LFBGA package measuring 15 mm × 15 mm with 0.8 mm ball pitch and an exposed thermal pad. This package supports all RX72N Group peripherals including 16-bit RGB LCD interface, SDHI with eMMC 4.5 support, USB 2.0 HS/FS, and dual Ethernet PHY interfaces. Pin assignments follow Section 1.5.1 and 1.6.1 of the RX72N Group Hardware User's Manual Rev.1.20.
R5F572NNHGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNHGFB#10 FAQ
1.How can I place an order for R5F572NNHGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNHGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNHGFB#10 reliable?
The price and inventory of R5F572NNHGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNHGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F572NNHGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNHGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNHGFB#10?
R5F572NNHGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNHGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNHGFB#10?
For technical support, including R5F572NNHGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNHGFB#10 requirements.
6.How does Aetrix verify that R5F572NNHGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F572NNHGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNHGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F572NNHGFB#10?
All R5F572NNHGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNHGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNHGFB#10 part is unused and in its original packaging.
Return procedure for R5F572NNHGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNHGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

