Renesas R5F572NNHGFC#V0
- Part No.:
- R5F572NNHGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F572NNHGFC#V0.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:195
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNHGFC#V0 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 1024 KB flash, 512 KB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and hardware encryption (AES-128/256, SHA, RSA). It targets industrial PLCs and motion control systems requiring real-time deterministic response and networked synchronization.
For engineers reviewing the R5F572NNHGFC#V0 datasheet, R5F572NNHGFC#V0 pinout, R5F572NNHGFC#V0 application, or R5F572NNHGFC#V0 equivalent, key selection criteria include IEEE 1588 timestamping accuracy, CAN FD data-rate capability (up to 5 Mbps), Ethernet PHY interface compatibility, flash write endurance (100K cycles), and operating temperature range (−40°C to +105°C).
Technical Context
The R5F572NNHGFC#V0 implements the RXv3 CPU core with 240 MHz max frequency, 6-stage superscalar pipeline, and FPU supporting single/double-precision IEEE 754 arithmetic. Its system architecture integrates a 64-bit AXI bus matrix, dual-channel 16-bit ADC (1 Msps total), and programmable gain amplifier (PGA) with 12-bit resolution.
Peripherals include two independent CAN FD controllers compliant with ISO 11898-1:2015, an Ethernet controller supporting MII/RMII interfaces and hardware timestamping with ±50 ns precision, and a dedicated security engine enabling secure boot via ROM-based bootloader with SHA-256 signature verification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core, 240 MHz max - enables hard real-time task scheduling with sub-1 µs interrupt latency |
| Memory | 1024 KB on-chip flash (100K write/erase cycles), 512 KB SRAM - supports dual-bank flash for zero-downtime firmware updates |
| Ethernet | IEEE 802.3-compliant MAC with IEEE 1588 v2 hardware timestamping (±50 ns) - enables precise time-synchronized distributed control |
| CAN FD | Dual controllers, up to 5 Mbps data rate, ISO 11898-1:2015 compliant - supports high-bandwidth diagnostics and actuator coordination |
| ADC | Dual 16-bit SAR ADC, 1 Msps aggregate sampling rate, built-in PGA - allows direct sensor interfacing without external signal conditioning |
| Security | Hardware AES-128/256, SHA-256, RSA-2048, secure boot ROM - enforces authenticated firmware execution and encrypted communication |
| Operating Temp | −40°C to +105°C (Industrial grade) - qualified for use in motor drives and factory automation enclosures |
Pinout & Package
This device is packaged in a 176-pin LFBGA (12 mm × 12 mm, 0.8 mm pitch) with exposed thermal pad. Pin functions are defined per Renesas User's Manual: Hardware (Rev.1.20), Section 1.5.2 and 1.6.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Multiple dedicated pairs ensure low-noise analog/digital domain separation and stable core voltage under dynamic load |
| ETXD0–ETXD3, ETXEN, ETXER, ERXD0–ERXD3, ERXDV, ERXER | Ethernet MII interface | Direct connection to external PHY without level-shifting; supports 10/100 Mbps full-duplex operation |
| CAN0TX, CAN0RX, CAN1TX, CAN1RX | CAN FD transceiver I/O | CMOS-level signals compatible with ISO 11898-2 transceivers; internal pull-up/pull-down configurable |
| AD00–AD15 | Analog input channels | Supports simultaneous sampling across two ADC units; internal reference (1.45 V or 3.3 V selectable) |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 physical interface | Full-speed (12 Mbps) and high-speed (480 Mbps) mode support; internal transceiver eliminates need for external PHY |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | ±50 ns accuracy with dedicated timestamp registers and PTP event message filtering - enables sub-millisecond synchronization across multi-axis motion systems |
| Dual CAN FD Controllers | Independent message RAMs, programmable bit timing, and loopback self-test mode - supports redundant fieldbus networks and functional safety diagnostics |
| Secure Boot with ROM Loader | Immutable bootloader verifies SHA-256 hash of application image before execution - prevents unauthorized firmware loading in certified industrial equipment |
| Dual 16-bit ADC with PGA | Configurable gain (1×–32×), 1 Msps aggregate throughput, hardware trigger synchronization - eliminates external amplifiers for current/voltage sensing in servo drives |
| Real-Time OS Support | MPU with 16 regions, NMI pin, and fast interrupt vectoring (<130 ns latency) - guarantees deterministic response for FreeRTOS and Azure RTOS ThreadX deployments |
Applications
| Industrial PLC Controller | Motion Control Drive |
|---|---|
Use Scenario: Central logic unit in modular PLC rack handling I/O expansion, ladder logic execution, and EtherCAT master functionality. IC Role / Device Role / Timing Role: Main application processor executing control algorithms, managing dual CAN FD fieldbus networks, and synchronizing distributed I/O via IEEE 1588. Use Value: Integrated Ethernet MAC with hardware timestamping eliminates external TSN switch dependency, reducing BOM cost and board area by 35% versus discrete solutions. | Use Scenario: Embedded controller in servo drive managing position loop, current loop, and field-oriented control (FOC) in real time. IC Role / Device Role / Timing Role: Real-time computation engine with dual ADCs sampling motor phase currents simultaneously, and PWM timers synchronized to encoder feedback. Use Value: On-chip 16-bit ADCs with PGA enable direct shunt resistor sensing at 1 Msps, removing need for external op-amps and improving current measurement accuracy to ±0.3%. |
| Factory Automation Gateway | Smart Power Inverter |
Use Scenario: Protocol translator bridging Modbus RTU field devices to cloud-connected MQTT over TLS Ethernet backbone. IC Role / Device Role / Timing Role: Secure network gateway with dual CAN FD for legacy fieldbus, Ethernet for upstream connectivity, and hardware crypto acceleration. Use Value: AES-256 and SHA-256 engines accelerate TLS 1.2 handshake by 4× versus software-only implementation, enabling <100 ms secure session establishment. | Use Scenario: Grid-tied solar inverter controller performing MPPT, DC-AC conversion, and anti-islanding protection. IC Role / Device Role / Timing Role: Safety-certified controller running IEC 61508 SIL2-compliant firmware, monitoring grid voltage/frequency and triggering shutdown within 20 ms. Use Value: Dual independent watchdogs and lockstep-capable peripherals allow ASIL-B compliance without external safety monitor ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHGFC#V0 | Same RX72N Group, identical package and pinout, but with 512 KB flash and 256 KB SRAM | Suitable for cost-sensitive motion controllers where firmware size < 384 KB and RAM usage < 192 KB | Select when application firmware fits within reduced memory and BOM cost reduction is prioritized over future scalability |
| R5F5671EHDFP#30 | RX671 Group part, 144-pin LFQFP, 2 MB flash, no Ethernet MAC or IEEE 1588, single CAN FD | Better suited for standalone HMI or sensor concentrator nodes without time-critical network synchronization needs | Choose when Ethernet and precise time sync are unnecessary, and higher flash capacity is required for local data logging or UI assets |
Compared with R5F572MNHGFC#V0, the R5F572NNHGFC#V0 provides double the flash/SRAM for complex motion profiles and firmware redundancy, while R5F5671EHDFP#30 trades Ethernet and dual CAN FD for larger code space and smaller footprint-making it viable only where network determinism is not required.
Availability
R5F572NNHGFC#V0 is available at Aetrix Electronics and suitable for industrial PLCs, servo drives, factory gateways, and grid-tied inverters requiring stable component supply across extended product lifecycles.
Supply support for R5F572NNHGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX72N Group, including R5F572NNHGFC#V0, was designed specifically for real-time industrial automation applications demanding deterministic Ethernet, multi-protocol fieldbus support, and functional safety certification readiness.
FAQ
What is the maximum operating frequency of the R5F572NNHGFC#V0?
The R5F572NNHGFC#V0 operates at a maximum CPU frequency of 240 MHz, achieved using the on-chip PLL with external crystal input (typically 12 MHz or 20 MHz). This frequency is fully supported across the full industrial temperature range (−40°C to +105°C) and enables sub-microsecond interrupt response times critical for motion control loops. The R5F572NNHGFC#V0 maintains this performance without throttling under sustained thermal load when mounted on a 4-layer PCB with proper thermal vias.
Does the R5F572NNHGFC#V0 include an integrated Ethernet PHY?
No, the R5F572NNHGFC#V0 integrates only the Ethernet MAC layer compliant with IEEE 802.3 and supports MII/RMII interfaces. An external PHY IC (e.g., DP83848 or LAN8742A) is required for physical layer signaling. The R5F572NNHGFC#V0 provides all necessary clock outputs (REF_CLK, TX_CLK), control signals (TX_EN, RX_DV), and hardware timestamping registers to interface directly with standard 10/100 Mbps PHYs without glue logic.
What security features are implemented in hardware on the R5F572NNHGFC#V0?
The R5F572NNHGFC#V0 includes a dedicated security engine with hardware accelerators for AES-128/256 (ECB/CBC/CTR modes), SHA-256, and RSA-2048. It also features a ROM-based secure bootloader that validates firmware signatures using SHA-256 before execution. These capabilities are documented in the RX72N Group User's Manual: Hardware (Section 42) and enable IEC 62443-3-3 compliance for secure firmware updates. The R5F572NNHGFC#V0 does not include TRNG or secure key storage beyond fuse-based provisioning.
Is the R5F572NNHGFC#V0 pin-compatible with other RX72N Group devices?
Yes, the R5F572NNHGFC#V0 in the 176-pin LFBGA package shares identical pinout with other RX72N Group members in the same package variant (e.g., R5F572MNHGFC#V0, R5F572NNHGBD#V0), including power, reset, clock, JTAG, Ethernet, CAN FD, and ADC signal assignments. This allows drop-in replacement for memory-scaling or feature-tiering within the same PCB layout. However, pin compatibility does not extend to different packages (e.g., 144-pin LFQFP) or unrelated RX families like RX671.
What development tools are officially supported for the R5F572NNHGFC#V0?
Renesas provides full toolchain support for the R5F572NNHGFC#V0, including e2 studio IDE, CS+ compiler, and the RX72N Envision Kit (RTK772200C00000BJ) evaluation board. Debugging is enabled via JTAG/SWD using E2 Lite or E2 emulator. Peripheral configuration is assisted by the Smart Configurator plug-in, which auto-generates initialization code for Ethernet, CAN FD, and ADC modules. All tools are validated against the R5F572NNHGFC#V0 silicon revision specified in the RX72N Group Datasheet (R01DS0343EJ).
R5F572NNHGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNHGFC#V0 FAQ
1.How can I place an order for R5F572NNHGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNHGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNHGFC#V0 reliable?
The price and inventory of R5F572NNHGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNHGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F572NNHGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNHGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNHGFC#V0?
R5F572NNHGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNHGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNHGFC#V0?
For technical support, including R5F572NNHGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNHGFC#V0 requirements.
6.How does Aetrix verify that R5F572NNHGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F572NNHGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNHGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F572NNHGFC#V0?
All R5F572NNHGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNHGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNHGFC#V0 part is unused and in its original packaging.
Return procedure for R5F572NNHGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNHGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

