Renesas R5F572TFGDFB#30
- Part No.:
- R5F572TFGDFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572TFGDFB#30.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572TFGDFB#30 from Renesas is a 32-bit RXv3 microcontroller optimized for industrial motor control, featuring a 200 MHz CPU core, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, 32 Kbytes data flash, and integrated high-resolution PWM (195 ps min. resolution) with 10-channel GPTW and 4-channel HRPWM. It supports real-time IEC60730-compliant safety functions and operates across –40°C to +105°C.
For engineers reviewing the R5F572TFGDFB#30 datasheet, R5F572TFGDFB#30 pinout, R5F572TFGDFB#30 application, or R5F572TFGDFB#30 equivalent, key selection criteria include its 144-pin LFQFP package, dual 12-bit A/D converters with simultaneous sampling across 30 channels, CAN 2.0B compliance, full-speed USB 2.0 host/function capability, and hardware-accelerated AES-128/256 encryption via TSIP-Lite.
Technical Context
The R5F572TFGDFB#30 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, achieving 1160 CoreMark at 200 MHz. Its clock system integrates PLL, high-speed on-chip oscillator (16–20 MHz), and independent IWDT-dedicated 120 kHz oscillator, enabling precise timing control across PCLKA (120 MHz), PCLKC (200 MHz), and HRPWM reference clocks (160 MHz).
It features event-driven architecture via ELC (188 internal event signals), eliminating CPU intervention for timer-triggered ADC starts, PWM dead-time compensation, and comparator-linked output disable. Safety-critical operation is supported by CAC (clock accuracy measurement), oscillation-stop detection, RAM ECC (16 Kbytes), and register write protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 200 MHz max - enables deterministic real-time motor control with 1160 CoreMark performance. |
| Memory | 1 Mbyte code flash (no wait states ≤120 MHz), 128 Kbytes SRAM (no wait), 32 Kbytes data flash (100k erase cycles) - supports robust firmware updates and data logging. |
| PWM Capability | 10-channel 32-bit GPTW + 4-channel HRPWM (195 ps resolution at 160 MHz) - delivers precise gate timing for 3-/5-phase inverter control with automatic dead-time insertion. |
| Analog Peripherals | 30-channel 12-bit S12ADH (3 units, simultaneous sampling), 6-channel CMPC, 2-channel R12DAb - enables closed-loop current/voltage sensing and reference generation. |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function, 7× SCI, 1× RIIC (400 kbps), 1× RSPI (30 Mbps) - supports multi-protocol industrial networking and debugging. |
| Safety & Security | IEC60730-compliant self-test suite, TSIP-Lite AES-128/256, CRCA, CAC, MPU, Trusted Memory (blocks 8–9) - meets functional safety requirements for Class B/C applications. |
| Package & Environment | PLQP0144KA-B (144-pin LFQFP, 20 × 20 mm, 0.5 mm pitch), –40°C to +105°C operating range - suitable for high-density industrial PCB layouts and extended thermal environments. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC (2.7–5.5 V), AVCCx (3.0–5.5 V); separate analog/digital grounds ensure noise immunity for precision ADC operation. |
| MTIOC0A–MTIOC9A | GPTW waveform outputs | 10 dedicated PWM output pins supporting complementary, 3-phase, and 5-phase configurations with POEG-controlled output disable on fault. |
| AD00–AD29 | Analog input channels | 30-pin analog input matrix mapped across three 12-bit S12ADH units, enabling simultaneous sampling of up to 7 channels per unit for motor phase current reconstruction. |
| TXD0/RXD0–TXD6/RXD6 | SCI serial interfaces | 7 independent SCI channels (SCIj/i/h) supporting UART, SPI-like, I²C-like, LIN, and smart-card modes - simplifies communication with sensors, gate drivers, and host controllers. |
| CTX0/RX0 | CAN transceiver interface | Differential CANH/CANL pins compliant with ISO 11898-1, supporting 1 Mbps operation and 32 configurable mailboxes for priority-based message handling. |
| USB_DP/USB_DM | USB 2.0 full-speed interface | Integrated USB PHY with 2 KB on-chip buffer - enables device/host/OTG operation without external transceivers or pull-up resistors. |
Key Features
| Feature | Design Value |
|---|---|
| HRPWM Timing Control | 195 ps minimum resolution on GPTW0–GPTW3 outputs - enables sub-nanosecond edge placement for advanced space-vector modulation and reduced torque ripple. |
| Event Link Controller (ELC) | 188 internal event sources linked without CPU intervention - allows autonomous PWM-triggered ADC sampling, comparator-fault shutdown, and synchronized peripheral sequencing in sleep mode. |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units with shared trigger - captures motor phase currents and DC-link voltage concurrently for accurate field-oriented control (FOC) execution. |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256, true RNG, key isolation, and secure boot support - provides hardware-enforced firmware authentication and encrypted parameter storage for IP protection. |
| IEC60730 Safety Support | On-chip CAC, oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), and register write protection - reduces external component count for Class B certification. |
Applications
| Industrial Motor Drives | Robotics Actuation |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and CNC spindles. IC Role / Device Role / Timing Role: Real-time computation engine executing FOC algorithms, generating synchronized PWM waveforms, and sampling current/voltage feedback with <1 µs ADC conversion time. Use Value: 10-channel GPTW + 4-channel HRPWM enables precise 3-phase complementary PWM with programmable dead time and 195 ps edge resolution - minimizing switching losses and torque ripple. | Use Scenario: Multi-axis servo control in collaborative robots requiring fast response, safety monitoring, and position synchronization. IC Role / Device Role / Timing Role: Central motion controller managing CAN-based distributed drives, executing trajectory planning, and enforcing IEC61800-5-2 safe torque off (STO) via hardware-linked comparator faults. Use Value: Integrated CAN 2.0B (32 mailboxes) and ELC-linked fault propagation allow deterministic STO activation within <10 µs - meeting SIL2/PLe requirements without external safety ICs. |
| Renewable Energy Inverters | Industrial PLC I/O Modules |
Use Scenario: Grid-tied solar inverters performing MPPT, DC-AC conversion, and anti-islanding detection. IC Role / Device Role / Timing Role: High-accuracy ADC sampling (30-channel, simultaneous), fast PWM generation, and cryptographic signing of grid compliance reports using TSIP-Lite. Use Value: Dual 12-bit A/D converters with pseudo-differential PGA inputs enable direct shunt-based current sensing across DC and AC sides - eliminating need for external signal conditioners. | Use Scenario: Modular digital I/O expansion for programmable logic controllers with isolated field-side communication and local processing. IC Role / Device Role / Timing Role: Local intelligence node handling sensor preprocessing, protocol translation (CAN-to-Modbus), and secure firmware updates over USB. Use Value: On-chip 1 Mbyte flash with Trusted Memory blocks 8–9 prevents unauthorized firmware extraction - ensuring integrity of certified control logic in certified PLC ecosystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MFHDFB#30 | Same RX72T family, 512 Kbyte code flash, identical 144-pin LFQFP package and peripheral set. | Lower memory capacity limits complex motion profiles or dual-application firmware images. | Select when application firmware size remains under 512 KB and cost optimization is prioritized without sacrificing I/O or PWM capability. |
| R5F566TEHDFB#30 | RX66T family, 160 MHz CPU, 512 Kbyte flash, 100-pin LFQFP, no HRPWM, reduced ADC channel count (24 vs. 30). | Lacks 195 ps HRPWM and simultaneous 3-unit ADC sampling - unsuitable for high-fidelity FOC or multi-sensor fusion. | Choose for cost-sensitive, lower-performance motor control where 160 MHz operation and basic 3-phase PWM suffice without nanosecond timing demands. |
Compared with R5F572MFHDFB#30, the R5F572TFGDFB#30 provides double code flash capacity for larger control algorithms and OTA update partitions; versus R5F566TEHDFB#30, it delivers higher PWM resolution, more ADC channels, and enhanced safety peripherals - making it the only option among the three qualified for IEC60730 Class C implementations.
Availability
R5F572TFGDFB#30 is available at Aetrix Electronics and suitable for industrial motor drives, robotics actuation systems, renewable energy inverters, and certified PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572TFGDFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX72T Group is designed specifically for high-performance industrial motor control applications, integrating precision PWM, multi-channel simultaneous ADC, safety-certified peripherals, and real-time connectivity to replace discrete analog/motor control IC combinations with a single-chip solution.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572TFGDFB#30?
The R5F572TFGDFB#30 operates at a maximum frequency of 200 MHz and achieves 1160 CoreMark when running at that speed. This performance stems from its RXv3 CPU core with single-cycle instruction execution, on-chip FPU, and optimized memory subsystem - enabling real-time execution of complex motor control algorithms such as field-oriented control and predictive current regulation without external co-processors. The R5F572TFGDFB#30 maintains this performance across its full industrial temperature range.
Does the R5F572TFGDFB#30 support IEC60730 Class B or Class C compliance?
Yes, the R5F572TFGDFB#30 includes hardware features required for IEC60730 Class B and Class C compliance, including oscillation-stop detection, clock frequency accuracy measurement (CAC), RAM test-assisting function (DOC), CRC calculator (CRCA), independent watchdog timer (IWDT), and register write protection. These are documented in the R01DS0331EJ0110 datasheet and validated in Renesas' Functional Safety Manual for RX72T. The R5F572TFGDFB#30 is intended for use in safety-critical motor control applications where self-diagnostic coverage must exceed 90%.
What package type and pin count does the R5F572TFGDFB#30 use?
The R5F572TFGDFB#30 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size, 0.5 mm pitch, and exposed thermal pad. This package supports 110 general-purpose I/O pins - including 4 with 5-V tolerance - and provides dedicated routing for high-speed PWM, analog inputs, CAN, USB, and external bus signals. The R5F572TFGDFB#30 is not offered in smaller packages like the 100-pin variants of the RX72T family.
Can the R5F572TFGDFB#30 perform simultaneous sampling across all 30 ADC channels?
No - the R5F572TFGDFB#30's 30-channel 12-bit S12ADH consists of three independent units (Unit 0: 8 channels, Unit 1: 8 channels, Unit 2: 14 channels), each capable of simultaneous sampling within its own unit. Up to 7 channels can be sampled simultaneously per unit, but inter-unit synchronization requires software coordination or ELC-triggered start pulses. True 30-channel simultaneous sampling is not supported; however, sub-microsecond staggered sampling across units achieves effective concurrency for motor control loop closure.
Is the R5F572TFGDFB#30 pin-compatible with other RX72T group MCUs?
Yes - the R5F572TFGDFB#30 shares the same PLQP0144KA-B 144-pin LFQFP package and pinout with all other RX72T devices in the 144-pin variant, including R5F572MFHDFB#30 and R5F572NFGDFB#30. Pin functions, power domains, and peripheral mappings are identical across this package footprint. Firmware portability is further ensured by consistent register maps and peripheral IP blocks - allowing drop-in replacement where flash size or temperature grade differences are acceptable.
R5F572TFGDFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX72T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 30x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572TFGDFB#30 FAQ
1.How can I place an order for R5F572TFGDFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572TFGDFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572TFGDFB#30 reliable?
The price and inventory of R5F572TFGDFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572TFGDFB#30 is usually 5 days.
3.What payment methods are accepted for R5F572TFGDFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572TFGDFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572TFGDFB#30?
R5F572TFGDFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572TFGDFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572TFGDFB#30?
For technical support, including R5F572TFGDFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572TFGDFB#30 requirements.
6.How does Aetrix verify that R5F572TFGDFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F572TFGDFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572TFGDFB#30 meets industry standards.
7.What is the process for return or replacement of R5F572TFGDFB#30?
All R5F572TFGDFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572TFGDFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572TFGDFB#30 part is unused and in its original packaging.
Return procedure for R5F572TFGDFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572TFGDFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

