Renesas R5F572TKCGFB#30
- Part No.:
- R5F572TKCGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572TKCGFB#30.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572TKCGFB#30 from Renesas is a 32-bit RXv3 microcontroller optimized for industrial motor control, featuring a 200 MHz CPU core, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, 32 Kbytes data flash, and integrated high-resolution PWM (195 ps min. resolution) for precise inverter gate timing. It integrates dual 12-bit A/D converters with simultaneous sampling across 30 channels, 6-channel analog comparators, CAN 2.0B, full-speed USB 2.0 host/function, and TSIP-Lite encryption for IEC 60730-compliant safety-critical drives.
For engineers reviewing the R5F572TKCGFB#30 datasheet, R5F572TKCGFB#30 pinout, R5F572TKCGFB#30 application, or R5F572TKCGFB#30 equivalent, key selection criteria include its 144-pin LFQFP package with 110 GPIOs (4× 5-V tolerant), 3-phase/5-phase complementary PWM capability, real-time ELC-triggered peripheral coordination, and support for -40°C to +105°C operation in servo amplifier and PMSM/BLDC motor control systems.
Technical Context
The R5F572TKCGFB#30 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, 1160 CoreMark @ 200 MHz, and register bank save for fast context switching. Its clock system supports PLL multiplication of 8–24 MHz crystal or 16–20 MHz HOCO inputs, delivering independent bus clocks: ICLK up to 200 MHz, PCLKA up to 120 MHz (for GPTW/MTU3), PCLKC up to 200 MHz (counter reference), and PCLKD up to 60 MHz (for S12ADH).
Peripheral integration centers on deterministic real-time motor control: 10-channel 32-bit GPTW timers with synchronous start/stop and dead-time generation, 9-channel MTU3d for 3-phase inverter waveform shaping, 4-channel HRPWM with sub-200 ps edge placement, and ELC-driven event chaining that enables interrupt-free coordination between A/D triggers, PWM updates, and comparator outputs - all while the CPU remains in low-power sleep mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 200 MHz max, 1160 CoreMark, IEEE 754 FPU, 16×32-bit GPRs |
| Memory | 1 Mbyte code flash (no wait ≤120 MHz), 128 Kbytes SRAM (no wait), 32 Kbytes data flash (100k erase cycles) |
| PWM Capability | 10× GPTW channels (single/3-phase/5-phase complementary), 4× HRPWM (195 ps min. resolution @ 160 MHz PCLKC) |
| Analog Peripherals | 30-channel 12-bit S12ADH (3 units, simultaneous sampling), 6× CMPC, 2× R12DAb, PGA (6 ch, pseudo-differential) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS host/function/OTG, 7× SCI (async/sync/LIN/I²C/SPI), 1× RIIC (400 kbps), 1× RSPI (30 Mbps) |
| Package & Temp | 144-pin LFQFP (20 × 20 mm, 0.5 mm pitch), –40°C to +105°C (G-version), 110 GPIOs (4× 5-V tolerant) |
| Safety & Security | IEC 60730 support (oscillation detection, RAM test, CRC, CAC), TSIP-Lite AES-128/256, MPU, Trusted Memory (blocks 8–9) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual power domains: VCC (2.7–5.5 V), AVCC0/1/2 (3.0–5.5 V), VCC_USB (3.0–3.6 V when USB active) |
| XTAL / EXTAL | Main clock oscillator interface | Accepts 8–24 MHz crystal; feeds PLL for 200 MHz system clock generation |
| MTIOC0A–MTIOC9A | MTU3d timer I/O | 9-channel complementary PWM output pins with programmable dead time and phase counting |
| GTIOCA0–GTIOCA9 | GPTW waveform output | 10-channel high-resolution PWM outputs; GTIOCA0–GTIOCA3 support HRPWM sub-200 ps edge control |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized start signals for S12ADH units; sourced from MTU3/GPTW/ELC events |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface; supports LIN protocol via SCIh (SCI12) for automotive motor diagnostics |
| TXD1 / RXD1 | SCI1 serial interface | Configurable as async, clock-sync, smart-card, or simplified SPI/I²C; used for debug or host communication |
| CAN_TX / CAN_RX | CAN transceiver interface | Differential bus interface compliant with ISO 11898-1; supports standard/extended frames and 32 mailbox filtering |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver; no external pull-ups required; supports host, device, and OTG modes |
| PE0–PE15 | Port E general-purpose I/O | 16-bit port supporting ELC-linked output state changes and input event triggering for real-time peripheral coordination |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event sources enable CPU-free coordination of A/D triggers, PWM updates, and comparator actions during sleep |
| Simultaneous Sampling A/D | Three independent 12-bit S12ADH units (8+8+14 ch) allow synchronized current/voltage acquisition for field-oriented control |
| High-Resolution PWM | HRPWM extends GPTW0–GPTW3 with 195 ps minimum edge placement resolution at 160 MHz PCLKC for <1% THD in inverters |
| Motor Control Timer Suite | GPTW (10 ch) + MTU3d (9 ch) + POE3B/POEG provide hardware-accelerated 3-phase/5-phase PWM, dead-time insertion, and short-circuit protection |
| IEC 60730 Safety Support | Includes oscillation-stop detection, RAM test assist (DOC), CRC calculator (CRCA), clock accuracy monitor (CAC), and register write protection |
| Trusted Secure IP Lite | AES-128/256 (GCM/CBC/ECB), true RNG, and key management prevent firmware tampering and secure boot in certified drives |
Applications
| Industrial Servo Amplifiers | PMSM/BLDC Motor Drives |
|---|---|
|
Use Scenario: Closed-loop position/speed/torque control of high-bandwidth servo motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Real-time motor control MCU executing FOC algorithms, generating synchronized PWM waveforms, and sampling current feedback at >20 kHz. Use Value: GPTW+MTU3d+ELC enables deterministic <1 µs jitter in PWM update and A/D trigger timing, critical for torque ripple reduction below 0.5%. |
Use Scenario: Field-oriented control of permanent magnet and brushless DC motors in HVAC compressors and electric power steering. IC Role / Device Role / Timing Role: Primary controller managing inverter gate drivers, analog sensor interfaces, CAN diagnostics, and thermal monitoring. Use Value: Integrated 30-channel 12-bit A/D with simultaneous sampling captures phase currents and DC-link voltage without software overhead, improving efficiency by ≥2%. |
| Industrial PLC Motion Control Modules | EV Onboard Chargers (OBC) |
|
Use Scenario: Multi-axis motion control modules in programmable logic controllers requiring deterministic I/O and safety-certified execution. IC Role / Device Role / Timing Role: Safety-aware motion controller with dual-core lockstep not used, but leveraging MPU, TM, CAC, and CRC for Class B compliance per IEC 61508. Use Value: TSIP-Lite encryption secures firmware updates over CAN, while register write protection prevents runtime corruption of critical PWM duty registers. |
Use Scenario: Digital control unit in bidirectional AC/DC converters for electric vehicle charging systems. IC Role / Device Role / Timing Role: System-on-chip managing PFC stage, LLC resonant converter, isolated gate drivers, and battery communication via CAN. Use Value: 200 MHz CPU + FPU executes complex digital control loops (e.g., predictive current control) at 100 kHz sample rate with <500 ns loop latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MDDBGFB#30 | Same RX72T Group, 144-pin LFQFP, but 512 Kbyte code flash and no USB interface | Targeted at cost-sensitive, non-USB motor drives where firmware size ≤512 KB suffices | Select when USB connectivity and full 1 Mbyte flash are unnecessary; retains identical PWM, A/D, and safety features |
| R5F566TEBDFP#30 | RX66T Group, 100-pin LFQFP, 512 Kbyte flash, 160 MHz CPU, no HRPWM, 24-channel A/D | Suitable for lower-complexity inverters with reduced channel count and relaxed PWM resolution requirements | Choose for space-constrained designs needing only basic 3-phase control; lacks 195 ps HRPWM and simultaneous 30-channel sampling |
Compared with R5F572TKCGFB#30, the R5F572MDDBGFB#30 offers identical motor control peripherals and safety features at lower flash capacity and no USB, while the R5F566TEBDFP#30 reduces package size and performance but omits HRPWM and half the A/D channels - making R5F572TKCGFB#30 optimal for high-fidelity, safety-certified, full-featured servo and traction inverter designs.
Availability
R5F572TKCGFB#30 is available at Aetrix Electronics and suitable for industrial servo amplifiers, PMSM/BLDC motor drives, PLC motion control modules, and EV onboard chargers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F572TKCGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX72T Group, including R5F572TKCGFB#30, was designed specifically for real-time, safety-aware motor control in industrial automation and electric mobility - integrating high-resolution PWM, simultaneous multi-channel A/D, and IEC 60730-compliant functional safety features on a single chip.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572TKCGFB#30?
The R5F572TKCGFB#30 operates at a maximum frequency of 200 MHz and achieves 1160 CoreMark under benchmark conditions. This performance stems from its RXv3 CPU core with 32-bit multiplier/divider, barrel shifter, and single-cycle instruction execution at full speed - enabling real-time execution of complex motor control algorithms such as field-oriented control and predictive current regulation without latency bottlenecks. The R5F572TKCGFB#30 sustains this throughput while managing concurrent USB, CAN, and high-speed analog acquisition tasks.
Does the R5F572TKCGFB#30 support simultaneous sampling across all 30 A/D channels?
No - the R5F572TKCGFB#30 supports simultaneous sampling only within each of its three independent 12-bit S12ADH units: Unit 0 (8 channels), Unit 1 (8 channels), and Unit 2 (14 channels). While all 30 channels can be scanned in coordinated sequence, true hardware-synchronized sampling occurs across the 8 channels of Unit 0 or Unit 1 (each with 3 dedicated sample-and-hold circuits), or across the 14 channels of Unit 2 (without dedicated S/H). This architecture allows precise current/voltage capture for multi-phase motor control, and the R5F572TKCGFB#30 uses ELC-triggered start signals to align conversions across units with sub-microsecond consistency.
What PWM resolution does the R5F572TKCGFB#30 achieve with its HRPWM feature?
The R5F572TKCGFB#30 achieves a minimum PWM edge placement resolution of 195 ps using its High-Resolution PWM (HRPWM) circuit, which operates on GPTW0 through GPTW3 channels when driven by a 160 MHz PCLKC clock. This resolution enables fine-grained dead-time control and harmonic suppression in inverter outputs - critical for reducing torque ripple and audible noise in high-performance motor drives. The R5F572TKCGFB#30 leverages this capability in conjunction with its 3-phase complementary PWM modes and automatic dead-time insertion to meet stringent EMC and efficiency requirements in industrial and automotive applications.
Is the R5F572TKCGFB#30 qualified for operation at 105°C ambient temperature?
Yes - the R5F572TKCGFB#30 is the G-version part, rated for operation from –40°C to +105°C ambient temperature. This rating is validated across all specified electrical parameters, including flash programming endurance, SRAM retention, A/D accuracy, and PWM timing stability. The thermal design of the 144-pin LFQFP package (PLQP0144KA-B) with exposed pad supports reliable heat dissipation in enclosed drive enclosures, and the R5F572TKCGFB#30 includes an on-chip temperature sensor with ±1.0°C relative precision for closed-loop thermal management.
Which debugging interfaces are supported by the R5F572TKCGFB#30?
The R5F572TKCGFB#30 supports both JTAG and one-line FINE (Fast In-Circuit Emulator) debugging interfaces. JTAG provides full boundary-scan and multi-core debug access, while FINE enables minimal-pin-count in-system programming and real-time trace with reduced PCB footprint. Both interfaces support breakpoints, watchpoints, register inspection, and flash programming - and the R5F572TKCGFB#30's register bank save function ensures fast context switching during debug sessions without corrupting critical motor control state.
R5F572TKCGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 30x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572TKCGFB#30 FAQ
1.How can I place an order for R5F572TKCGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572TKCGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572TKCGFB#30 reliable?
The price and inventory of R5F572TKCGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572TKCGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F572TKCGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572TKCGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572TKCGFB#30?
R5F572TKCGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572TKCGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572TKCGFB#30?
For technical support, including R5F572TKCGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572TKCGFB#30 requirements.
6.How does Aetrix verify that R5F572TKCGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F572TKCGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572TKCGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F572TKCGFB#30?
All R5F572TKCGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572TKCGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572TKCGFB#30 part is unused and in its original packaging.
Return procedure for R5F572TKCGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572TKCGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

