Renesas R5F572TKEGFP#10
- Part No.:
- R5F572TKEGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F572TKEGFP#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,957
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572TKEGFP#10 from Renesas is a 32-bit RXv3 microcontroller optimized for industrial motor control, featuring a 200 MHz CPU core, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, 32 Kbytes data flash, and integrated high-resolution PWM (195 ps min. resolution) for precise inverter gate timing. It integrates dual 12-bit ADC units with pseudo-differential PGA inputs, 6-channel analog comparators, CAN 2.0B, full-speed USB 2.0 host/function, and TSIP-Lite encryption - deployed in servo drives and PMSM/BLDC motor controllers.
For engineers reviewing the R5F572TKEGFP#10 datasheet, R5F572TKEGFP#10 pinout, R5F572TKEGFP#10 application, or R5F572TKEGFP#10 equivalent, key selection criteria include its 144-pin LFQFP package with 110 GPIOs (4× 5-V tolerant), 10-channel GPTW + 4-channel HRPWM for multi-phase inverter control, IEC60730-compliant safety features (IWDT, CAC, CRCA, RAM test assist), and support for simultaneous sampling across three 12-bit ADC units.
Technical Context
The R5F572TKEGFP#10 implements the RXv3 CPU core with single-cycle instruction execution at 200 MHz, IEEE 754-compliant FPU, and register bank save for fast context switching. Its clock system supports PLL multiplication using 8–24 MHz external crystals or 16/18/20 MHz HOCO, with independent peripheral clocks (PCLKA up to 120 MHz, PCLKC up to 200 MHz for timers, PCLKD up to 60 MHz for ADC).
Motor control is enabled by tightly coupled peripherals: GPTW channels synchronized to PCLKC for sub-nanosecond PWM edge placement, ELC-driven event chaining between MTU3, GPTW, and S12ADH for zero-CPU-overhead waveform generation and synchronized sampling, and POE3B/POEG hardware protection logic for immediate output disable during overcurrent or comparator fault detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 200 MHz max - enables real-time field-oriented control (FOC) loop execution in <1 µs. |
| Flash Memory | 1 Mbyte code flash + 32 Kbyte data flash - supports dual-bank firmware updates and parameter storage with 100k erase cycles. |
| RAM | 128 Kbytes SRAM (no wait states) + 16 Kbytes ECC RAM - ensures deterministic interrupt latency and safe critical variable storage. |
| PWM Resolution | 195 ps minimum (HRPWM on GPTW0–GPTW3) - allows precise dead-time compensation and 16-bit-equivalent duty control at 20 kHz switching. |
| ADC System | Three 12-bit S12ADH units (30 total channels), simultaneous sampling on up to 7 channels - captures voltage/current feedback with phase-aligned timing for FOC. |
| Safety Features | IEC60730-compliant: IWDT with dedicated 120 kHz oscillator, CAC clock accuracy monitor, CRCA CRC engine, DOC RAM test assist - certified for Class B functional safety. |
| Package | 144-pin LFQFP (PLQP0144KA-B), 20 × 20 mm, 0.5 mm pitch - provides 110 GPIOs including 4× 5-V tolerant pins for industrial I/O interfacing. |
Pinout & Package
Package: PLQP0144KA-B, 144-pin Low-Profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/IO supply (2.7–5.5 V); separate AVCC/AVSS for analog domains ensure noise isolation for ADC/DAC. |
| XTAL/EXTAL | Main clock oscillator input/output | Accepts 8–24 MHz crystal for PLL reference; enables high-accuracy system timing and jitter-free PWM base clocks. |
| MTIOC0A–MTIOC9A | MTU3 timer I/O | Dedicated 3-phase complementary PWM outputs with automatic dead-time insertion and fault blanking. |
| GTIOCA0–GTIOCB3 | GPTW waveform outputs | 10-channel high-resolution PWM outputs; GTIOCA/B pairs support single/3/5-phase complementary modes with HRPWM fine-tuning. |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized start signals from MTU3/GPTW enable deterministic current sampling aligned to PWM center/edge. |
| CMPCIN0–CMPCIN5 | Analog comparator inputs | 6-channel comparator inputs with selectable internal references - used for overcurrent, bus voltage, or temperature fault detection. |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 FS interface | Full-speed USB transceiver with integrated PHY; supports host, device, and OTG modes without external resistors. |
| TXD0–RXD0, CAN_TX–CAN_RX | SCI0 and CAN physical layer | Asynchronous SCI for debug/configuration; ISO11898-1 CAN transceiver with 32 mailboxes for motor command and status reporting. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 188 internal event sources linked without CPU intervention - enables hardware-triggered ADC sampling, PWM reload, and fault shutdown in <100 ns. |
| Simultaneous Sampling ADC | Three independent 12-bit S12ADH units with shared trigger - captures motor phase currents and DC-link voltage in one atomic operation for accurate FOC vector calculation. |
| Programmable Gain Amplifier (PGA) | 6-channel pseudo-differential PGA (3 per ADC unit) - amplifies low-level shunt resistor signals (±50 mV) with 12-bit resolution, eliminating external op-amps. |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 (GCM/CBC), TRNG, key protection - secures firmware updates and prevents cloning in networked motor drives. |
| IEC60730 Safety Support | Integrated oscillation-stop detection, RAM test assist (DOC), register write protection, and CRC calculator - reduces external safety component count for Class B certification. |
Applications
| Industrial Servo Drives | PMSM/BLDC Motor Controllers |
|---|---|
Use Scenario: Closed-loop position/speed/torque control of AC servo motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Real-time FOC computation engine with synchronized 3-phase PWM generation, current sensing, and encoder interface handling. Use Value: 200 MHz RXv3 core + 195 ps HRPWM enables <1 µs current loop execution and <100 ns PWM edge jitter - critical for torque ripple reduction below 0.5%. | Use Scenario: High-efficiency field-oriented control of permanent magnet and brushless DC motors in HVAC compressors and EV traction inverters. IC Role / Device Role / Timing Role: Central motor controller managing GPTW/MTU3 PWM, S12ADH current/voltage sampling, CAN-based command interface, and thermal monitoring. Use Value: Simultaneous 7-channel ADC sampling + ELC-triggered PWM reload ensures phase-current measurement aligned within ±50 ns of PWM center point - improves efficiency by 2.3% at partial load. |
| Industrial PLC I/O Modules | Grid-Tied Solar Inverters |
Use Scenario: Intelligent digital I/O expansion modules with local motion control and diagnostics for programmable logic controllers. IC Role / Device Role / Timing Role: Standalone motion sequencer executing ladder logic + motion profiles, communicating via CAN/USB, and monitoring I/O faults. Use Value: 110 GPIOs with 5-V tolerance and built-in comparator-based disconnection detection eliminate external level shifters and fault sensors - reduces BOM cost by $1.80/unit. | Use Scenario: DC-AC conversion control in residential and commercial solar inverters requiring anti-islanding, reactive power control, and grid synchronization. IC Role / Device Role / Timing Role: Grid-synchronization processor running PLL algorithms, generating SPWM, monitoring AC line voltage/current, and enforcing IEEE1547 compliance. Use Value: CAC clock accuracy monitor + IWDT + CRCA provide hardware-enforced timing integrity for grid sync - meets 50 ppm frequency deviation limits without external supervision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MKEDFP#30 | Same RX72T family, 100-pin LFQFP, 512 Kbyte flash, no USB, no PGA inputs | Lacks USB and pseudo-differential PGA - suitable for cost-sensitive, space-constrained motor controllers without host connectivity or shunt-based current sensing. | Select when board layout requires smaller footprint and application does not need USB or high-precision shunt amplification. |
| R5F566TKEDFP#30 | RX66T family, 144-pin LFQFP, 200 MHz, 1 Mbyte flash, but only 2-channel HRPWM and no TSIP-Lite | Lower PWM resolution (500 ps vs. 195 ps) and no hardware AES - acceptable for non-safety-critical, lower-performance inverters. | Choose for legacy RX66T ecosystem migration where advanced security or ultra-fine PWM timing is not required. |
Compared with R5F572TKEGFP#10, R5F572MKEDFP#30 trades USB and PGA capability for reduced size and cost, while R5F566TKEDFP#30 offers RX66T compatibility at the expense of HRPWM precision and cryptographic acceleration - making R5F572TKEGFP#10 optimal for high-fidelity, safety-certified motor control where timing determinism and firmware security are mandatory.
Availability
R5F572TKEGFP#10 is available at Aetrix Electronics and suitable for industrial servo drives, PMSM motor controllers, PLC I/O modules, and grid-tied solar inverters requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572TKEGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT applications.
The RX72T Group is designed specifically for real-time industrial motor control, integrating high-precision PWM, synchronized multi-channel ADC, and IEC60730 safety features into a single chip - targeting servo drives, robotics, and high-efficiency inverters.
FAQ
What is the maximum operating frequency and core architecture of the R5F572TKEGFP#10?
The R5F572TKEGFP#10 operates at a maximum frequency of 200 MHz using the 32-bit RXv3 CPU core. This core supports single-cycle instruction execution, IEEE 754-compliant floating-point operations, and 113 instructions including DSP extensions. Its 200 MHz speed enables sub-microsecond execution of field-oriented control (FOC) loops - a requirement for high-bandwidth servo applications. The R5F572TKEGFP#10 achieves 1160 CoreMark at this frequency, confirming deterministic real-time performance.
Does the R5F572TKEGFP#10 support simultaneous sampling across multiple ADC channels?
Yes, the R5F572TKEGFP#10 integrates three independent 12-bit S12ADH ADC units (totaling 30 channels) with hardware-triggered simultaneous sampling capability across up to seven channels. This is achieved using shared ELC-triggered start signals routed to all three units, ensuring phase-aligned acquisition of motor phase currents and DC-link voltage - essential for accurate vector control calculations. The R5F572TKEGFP#10's simultaneous sampling eliminates inter-channel skew, maintaining timing coherence critical for FOC accuracy.
What PWM resolution and channel count does the R5F572TKEGFP#10 provide for motor control?
The R5F572TKEGFP#10 delivers 10-channel 32-bit General PWM Timer (GPTW) plus 4-channel High-Resolution PWM (HRPWM) with a minimum resolution of 195 ps at 160 MHz PCLKC. GPTW supports single-phase, 3-phase, and 5-phase complementary PWM modes with automatic dead-time insertion. HRPWM overlays fine timing control on GPTW0–GPTW3 outputs, enabling sub-nanosecond edge placement for precise dead-time compensation and reduced torque ripple. This combination makes the R5F572TKEGFP#10 uniquely suited for high-fidelity inverter gate driving.
How does the R5F572TKEGFP#10 support IEC60730 functional safety compliance?
The R5F572TKEGFP#10 includes multiple hardware features certified for IEC60730 Class B compliance: an independent watchdog timer (IWDT) with dedicated 120 kHz oscillator, clock accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOC) for RAM testing, oscillation-stop detection, and register write protection. These features enable self-test routines and fault detection without software overhead. The R5F572TKEGFP#10's integrated safety mechanisms reduce external component count and simplify certification - a key advantage over general-purpose MCUs requiring discrete safety monitors.
What package type and pin count does the R5F572TKEGFP#10 use, and what are its key I/O characteristics?
The R5F572TKEGFP#10 uses a 144-pin LFQFP package (PLQP0144KA-B, 20 × 20 mm, 0.5 mm pitch) with 110 general-purpose I/O pins. Key I/O features include 4× 5-V tolerant inputs for industrial-level signal interfacing, configurable pull-up resistors on all GPIOs, open-drain capability, and 15 high-current output pins. The package supports full peripheral access - including USB, CAN, multiple SCI interfaces, and all 10 GPTW/4 HRPWM output pins - making it ideal for complex motor control boards where signal routing density and mixed-voltage interoperability are critical. The R5F572TKEGFP#10's pinout is optimized for noise isolation between analog, power, and digital domains.
R5F572TKEGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572TKEGFP#10 FAQ
1.How can I place an order for R5F572TKEGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572TKEGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572TKEGFP#10 reliable?
The price and inventory of R5F572TKEGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572TKEGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F572TKEGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572TKEGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572TKEGFP#10?
R5F572TKEGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572TKEGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572TKEGFP#10?
For technical support, including R5F572TKEGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572TKEGFP#10 requirements.
6.How does Aetrix verify that R5F572TKEGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F572TKEGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572TKEGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F572TKEGFP#10?
All R5F572TKEGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572TKEGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572TKEGFP#10 part is unused and in its original packaging.
Return procedure for R5F572TKEGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572TKEGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

