Renesas R5F572TKFGFP#30
- Part No.:
- R5F572TKFGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F572TKFGFP#30.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572TKFGFP#30 from Renesas is a 32-bit RXv3 microcontroller optimized for industrial motor control, featuring a 200 MHz CPU core, 1 Mbyte on-chip code flash, 128 Kbytes SRAM, 32 Kbytes data flash, and integrated high-resolution PWM (195 ps minimum resolution) for precise inverter gate timing. It integrates dual 12-bit A/D converters with simultaneous sampling across 30 channels, 6-channel analog comparators, CAN 2.0B interface, full-speed USB 2.0 host/function/OTG, and TSIP-Lite encryption for IEC 60730-compliant safety-critical drives.
For engineers reviewing the R5F572TKFGFP#30 datasheet, R5F572TKFGFP#30 pinout, R5F572TKFGFP#30 application, or R5F572TKFGFP#30 equivalent, key selection considerations include its 144-pin LFQFP package with 110 general-purpose I/Os (4× 5-V tolerant), 10-channel 32-bit GPTW timer supporting 3-phase/5-phase complementary PWM, HRPWM timing control down to 195 ps, and dual A/D units enabling synchronized current/voltage sensing in servo and vector-controlled AC inverters.
Technical Context
The R5F572TKFGFP#30 implements the RXv3 CPU core with IEEE 754-compliant single-precision FPU, 1160 CoreMark at 200 MHz, and register bank save for fast context switching in real-time motor control loops. Its clock system supports PLL multiplication using 8–24 MHz external resonators or internal 16–20 MHz HOCO, with independent PCLKA (120 MHz), PCLKC (200 MHz for timers), and PCLKD (60 MHz for A/D) domains enabling concurrent high-speed PWM generation and analog acquisition.
It integrates event-linking controller (ELC) to trigger peripheral actions-including A/D conversion starts, PWM dead-time updates, and comparator output toggles-without CPU intervention, and includes dedicated hardware safety features: oscillation-stop detection, CAC clock accuracy monitoring, CRCA CRC engine, DOC RAM test assist, and MPU-enforced memory protection for certified functional safety implementations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit with FPU, 200 MHz max - enables real-time field-oriented control (FOC) execution within sub-μs loop cycles |
| Flash Memory | 1 Mbyte code flash + 32 Kbyte data flash - supports dual-bank firmware updates and parameter storage with 100,000 erase/write cycles |
| RAM | 128 Kbytes SRAM (no wait states) + 16 Kbytes ECC RAM - ensures deterministic interrupt latency and fault-tolerant control variable storage |
| PWM Resolution | 195 ps minimum HRPWM timing step - allows precise dead-time insertion and phase alignment for SiC/GaN inverter gate drivers |
| A/D Converter | Three 12-bit S12ADH units (30 total channels), simultaneous sampling across units - captures motor phase currents and DC bus voltage in one trigger event |
| Communication | CAN 2.0B (32 mailboxes), full-speed USB 2.0 OTG, RIIC (400 kbps), RSPI (30 Mbps) - enables multi-protocol industrial connectivity and firmware download over USB/CAN |
| Safety Features | IEC 60730 Class B support: CAC, CRCA, DOC, oscillation-stop detection, register write protection, MPU - reduces certification effort for UL/EN 60730 compliance |
Pinout & Package
Package: PLQP0144KA-B - 144-pin low-profile quad flat package (LFQFP), 20 × 20 mm body, 0.5 mm pitch, –40°C to +105°C operating range (G-version).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated power domains: VCC (2.7–5.5 V), AVCC0/1/2 (3.0–5.5 V), VCC_USB (3.0–3.6 V when USB active) |
| MTIOC0A–MTIOC9A | MTU3d timer I/O | 9-channel multifunction timer outputs for encoder input, PWM output, and position capture in motor feedback systems |
| GTIOCA0–GTIOCB3 | GPTW waveform I/O | 10-channel 32-bit PWM outputs with complementary, 3-phase, and 5-phase modes; GTIOCB pins support HRPWM fine timing control |
| ADTRG0–ADTRG2 | A/D conversion trigger inputs | Hardware-synchronized start triggers from MTU3/GPTW for simultaneous sampling of current/voltage across all three S12ADH units |
| TXD0/RXD0, TXD11/RXD11 | SCI UART interfaces | SCIj (asynchronous) and SCIi (16-byte FIFO) for debug console and host communication with minimal CPU overhead |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 FS physical layer | Full-speed USB transceiver with integrated PHY; supports self-powered/bus-powered operation and OTG role switching without external components |
| CTX0, CRX0 | CAN transceiver interface | Differential CANH/CANL signals compliant with ISO 11898-1; 32 mailbox buffers enable prioritized message handling in distributed drive networks |
Key Features
| Feature | Design Value |
|---|---|
| High-Resolution PWM (HRPWM) | 4-channel timing control with 195 ps resolution on GPTW0–GPTW3 - enables nanosecond-level dead-time adjustment for SiC MOSFETs and reduced shoot-through risk |
| Simultaneous A/D Sampling | Three independent 12-bit S12ADH units (30 channels total) triggered by shared ELC events - captures motor phase currents and DC link voltage in <1 μs window for accurate FOC vector calculation |
| Event Link Controller (ELC) | 188 internal event sources linked without CPU involvement - allows autonomous PWM update, A/D start, and comparator response during sleep mode to reduce power and jitter |
| Trusted Secure IP Lite (TSIP-Lite) | AES-128/256 (GCM/CBC/ECB), true random number generator, secure key management - meets cryptographic requirements for secure boot and firmware authentication in industrial IoT edge nodes |
| Motor Control Peripherals | 10-channel GPTW (3-phase/5-phase PWM), 9-channel MTU3d, POE3B/POEG output disable logic - provides complete hardware-accelerated inverter control with short-circuit protection and automatic gate shutdown |
Applications
| Industrial Servo Drives | AC Induction Motor Inverters |
|---|---|
Use Scenario: Closed-loop position/velocity control of PMSM and BLDC motors in CNC machines and robotics using field-oriented control algorithms. IC Role / Device Role / Timing Role: Real-time computation engine executing FOC math (via TFU and FPU), generating synchronized 3-phase PWM waveforms with HRPWM-adjusted dead times, and sampling current sensors via simultaneous A/D. Use Value: Sub-microsecond interrupt latency and deterministic PWM timing ensure torque ripple <1% and speed regulation ±0.01% at 10 kHz switching frequency. | Use Scenario: Vector-controlled variable-frequency drives for HVAC compressors and pump systems requiring energy-efficient speed modulation. IC Role / Device Role / Timing Role: Central motor controller managing V/f and sensorless vector algorithms, interfacing with isolated gate drivers via GPTW outputs, and communicating status via CAN bus to building management systems. Use Value: Integrated CAN + 32-mailbox buffer enables seamless integration into BACnet-over-CAN networks without external protocol translation hardware. |
| Intelligent Power Modules (IPMs) | Electric Vehicle Onboard Chargers (OBC) |
Use Scenario: Embedded controller inside IPMs for gate driving, temperature monitoring, and fault reporting in industrial motor starters. IC Role / Device Role / Timing Role: Safety-critical monitor coordinating HRPWM timing, analog comparator-based overcurrent detection, and temperature sensor readings via internal 12-bit A/D unit 2. Use Value: Built-in IEC 60730 Class B features (CAC, CRCA, DOC) eliminate need for external safety monitors, reducing BOM cost and board space by 35%. | Use Scenario: Digital controller for bidirectional AC/DC conversion in 3.3–6.6 kW OBCs with active PFC and LLC resonant stages. IC Role / Device Role / Timing Role: Dual-role processor managing PFC timing via GPTW, LLC phase-shift control via MTU3d, and battery charging profiles via USB/CAN firmware updates. Use Value: 200 MHz CPU + FPU executes complex charging algorithms (CC/CV/ΔV termination) while maintaining USB HID-class communication with vehicle diagnostics port. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MDGFP#30 | Same RX72T family, 512 Kbyte code flash, identical 144-pin LFQFP package and peripheral set | Targeted at cost-sensitive servo drives where firmware size <512 KB eliminates need for larger flash | Select when application firmware fits in 512 KB and BOM cost reduction is prioritized over future firmware headroom |
| R5F566TKBDFP#30 | RX66T family, 160 MHz CPU, 1 Mbyte flash, 128 Kbyte SRAM, but no HRPWM or TSIP-Lite; 100-pin LFQFP | Suitable for simpler induction motor V/f control where nanosecond PWM timing and crypto are unnecessary | Choose for legacy motor control designs requiring pin-compatible migration path with lower security and precision requirements |
Compared with R5F572TKFGFP#30, the R5F572MDGFP#30 offers identical motor control peripherals and safety features at reduced flash capacity, while the R5F566TKBDFP#30 trades HRPWM precision and TSIP-Lite for broader general-purpose timer flexibility and smaller footprint - making the R5F572TKFGFP#30 uniquely suited for next-generation SiC-based servo drives requiring both nanosecond timing and secure firmware updates.
Availability
R5F572TKFGFP#30 is available at Aetrix Electronics and suitable for industrial servo drives, AC motor inverters, intelligent power modules, and onboard EV chargers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience (–40°C to +105°C).
Supply support for R5F572TKFGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications, with annual revenue exceeding $10 billion and operations in over 20 countries.
The RX72T Group is designed specifically for high-performance motor control, integrating hardware-accelerated PWM, simultaneous A/D, and functional safety features to replace discrete FPGA+MCU architectures in servo and inverter systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572TKFGFP#30?
The R5F572TKFGFP#30 operates at a maximum frequency of 200 MHz and achieves 1160 CoreMark when running at that speed. This performance level is enabled by the RXv3 CPU core's 113-instruction set, single-cycle execution capability, and integrated 32-bit multiplier/divider. The R5F572TKFGFP#30 sustains this throughput across real-world motor control workloads due to its zero-wait-state 128 Kbyte SRAM and optional 8-Kbyte ROM cache.
Does the R5F572TKFGFP#30 support simultaneous sampling across all A/D converter units?
Yes, the R5F572TKFGFP#30 supports hardware-synchronized simultaneous sampling across all three S12ADH units (30 total channels) using shared ELC-triggered start signals. This capability allows coordinated acquisition of motor phase currents and DC bus voltage within a single sub-microsecond window - critical for accurate field-oriented control vector calculation. The R5F572TKFGFP#30 implements dedicated ADTRG0–ADTRG2 pins to accept external or peripheral-generated triggers for this function.
What PWM resolution does the R5F572TKFGFP#30 provide, and how is it used in motor control?
The R5F572TKFGFP#30 delivers 195 ps minimum timing resolution via its 4-channel HRPWM circuit, which controls rising/falling edges of GPTW0–GPTW3 outputs. This enables precise dead-time insertion (±195 ps granularity) to prevent shoot-through in SiC/GaN inverter stages. The R5F572TKFGFP#30 uses this capability in conjunction with POE3B/POEG logic to autonomously disable PWM outputs during overcurrent events detected by analog comparators.
Is the R5F572TKFGFP#30 qualified for IEC 60730 Class B safety compliance?
Yes, the R5F572TKFGFP#30 includes multiple hardware features required for IEC 60730 Class B certification: oscillation-stop detection, clock accuracy measurement circuit (CAC), CRC calculator (CRCA), data operation circuit (DOC) for RAM testing, register write protection, and memory protection unit (MPU). These are documented in the R01DS0331EJ0110 datasheet and enable self-test routines without external supervision - a key requirement for the R5F572TKFGFP#30 in certified industrial drive applications.
What package type and pin count does the R5F572TKFGFP#30 use?
The R5F572TKFGFP#30 uses a 144-pin low-profile quad flat package (LFQFP) designated PLQP0144KA-B, with 20 × 20 mm body size and 0.5 mm pitch. It provides 110 general-purpose I/O pins, including 4× 5-V tolerant inputs, and supports –40°C to +105°C operation (G-version). This package matches the full peripheral complement of the RX72T Group, including all 10 GPTW channels, 9 MTU3d channels, and dual USB/CAN interfaces - unlike the 100-pin variants which omit certain timers and analog resources.
R5F572TKFGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX700
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 73
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572TKFGFP#30 FAQ
1.How can I place an order for R5F572TKFGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572TKFGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572TKFGFP#30 reliable?
The price and inventory of R5F572TKFGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572TKFGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F572TKFGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572TKFGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572TKFGFP#30?
R5F572TKFGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572TKFGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572TKFGFP#30?
For technical support, including R5F572TKFGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572TKFGFP#30 requirements.
6.How does Aetrix verify that R5F572TKFGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F572TKFGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572TKFGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F572TKFGFP#30?
All R5F572TKFGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572TKFGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572TKFGFP#30 part is unused and in its original packaging.
Return procedure for R5F572TKFGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572TKFGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

