Renesas R5S72623P144FP#UZ
- Part No.:
- R5S72623P144FP#UZ
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
R5S72623P144FP#UZ.pdf
- Description:
- IC MCU 32BIT
- Quantity:
- Payment:

- Shipping:

Inventory:4,638
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5S72623P144FP#UZ from Renesas Electronics is a 32-bit RISC microcontroller based on the SuperH™ SH-2A core, featuring integrated FPU, 1 MB flash memory, 128 KB RAM, and 144-pin LQFP package. It supports real-time motor control, industrial PLCs, and digital power conversion with 12-bit ADC (16 channels), 32-bit timer units, and CAN 2.0B interface.
For engineers reviewing the R5S72623P144FP#UZ datasheet, R5S72623P144FP#UZ pinout, R5S72623P144FP#UZ application, or R5S72623P144FP#UZ equivalent, key selection criteria include SH-2A instruction set compatibility, on-chip FPU support for floating-point math-intensive control loops, 144-pin LQFP mechanical footprint, and CAN + USB + Ethernet peripheral integration for industrial connectivity.
Technical Context
The R5S72623P144FP#UZ implements the SH-2A CPU core with dual-issue superscalar architecture, supporting both integer and IEEE 754-compliant single/double-precision floating-point operations via dedicated FPU hardware. It integrates a 32-bit bus interface, on-chip debug support (JTAG), and configurable interrupt controller with 256 vector entries.
Hardware peripherals include three 32-bit timer units (each with compare match, input capture, and PWM output), a 12-bit 16-channel ADC with simultaneous sampling capability, and dual CAN controllers compliant with ISO 11898-1:2003. Clock generation uses PLL-based frequency synthesis with selectable input sources (crystal, external clock, or internal oscillator).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | SuperH™ SH-2A 32-bit RISC, dual-issue superscalar, 200 MHz max operation |
| Memory | 1 MB on-chip flash (with ECC), 128 KB SRAM (with parity), 64 KB boot ROM |
| Analog Peripherals | 12-bit ADC ×16 channels, 1 μs conversion time, simultaneous sampling on 2 groups |
| Digital Peripherals | CAN 2.0B ×2, USB 2.0 FS host/device, 10/100 Ethernet MAC, 3× 32-bit timers with PWM |
| Package | 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, lead-free |
| Operating Range | −40°C to +85°C ambient, 2.7 V to 3.6 V supply voltage |
| Debug Interface | JTAG (IEEE 1149.1) with real-time trace, on-chip breakpoint and watchpoint units |
Pinout & Package
144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), thermally enhanced with exposed thermal pad. Pin 1 marked by dot; pin numbering follows standard counter-clockwise sequence starting from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Core & I/O power supply | 3.3 V ±5% supply for internal logic and GPIO; requires local 100 nF decoupling per VCC group |
| VSS | Digital ground reference | Common return path for all digital circuits; must be connected to low-impedance system ground plane |
| RESET | Active-low reset input | Asynchronous reset assertion clears CPU state, resets peripherals, and forces boot mode detection |
| CLKIN | External clock or crystal input | Accepts 1–20 MHz crystal or CMOS-level clock; used as base for PLL frequency multiplication |
| TXD0 / RXD0 | UART0 serial interface | Full-duplex asynchronous communication; supports baud rates up to 3 Mbps with fractional divider |
| TXD1 / RXD1 | UART1 serial interface | Independent UART channel with RTS/CTS flow control support and FIFO buffering |
| CAN0_TX / CAN0_RX | CAN controller 0 differential I/O | Direct connection to external CAN transceiver; complies with ISO 11898-2 physical layer requirements |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Requires 90 Ω differential impedance routing and series 27 Ω termination resistors near connector |
| ETH_MDC / ETH_MDIO | IEEE 802.3 MII management interface | Provides PHY register access for configuration and status monitoring of external Ethernet PHY |
Key Features
| Feature | Design Value |
|---|---|
| Floating-Point Unit (FPU) | Dedicated SH-2A FPU supporting IEEE 754 single/double precision; enables real-time PID, FFT, and sensor fusion without software emulation |
| Motor Control Timers | Three 32-bit timer units with complementary PWM outputs, dead-time insertion, and fault input protection - suitable for 3-phase inverter gate drive |
| ADC Simultaneous Sampling | Two independent ADC groups (8+8 channels) sample concurrently with <100 ns skew - critical for vector-controlled motor current measurement |
| Integrated Ethernet MAC | 10/100 Mbps IEEE 802.3-compliant MAC with DMA, MII/RMII interface, and hardware checksum offload - eliminates external PHY for basic networked control |
| Secure Boot ROM | 64 KB mask-ROM containing bootloader with flash programming routines, CRC validation, and secure update support - reduces BOM and firmware deployment risk |
Applications
| Industrial Motor Drives | Digital Power Supplies |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (Park/Clarke transforms, SVPWM generation) using SH-2A+FPU, synchronized ADC sampling, and PWM output timing. Use Value: Sub-microsecond interrupt latency and deterministic 200 MHz processing enable <5 μs current loop update - meeting IEC 61800-3 Class C EMC requirements. |
Use Scenario: Digital AC/DC and DC/DC converters with adaptive voltage regulation and communication interfaces. IC Role / Device Role / Timing Role: High-speed ADC sampling of voltage/current feedback, PID computation, and isolated gate driver PWM generation with programmable dead time. Use Value: Integrated 12-bit ADC with simultaneous sampling and hardware-triggered PWM ensures <±0.5% output regulation accuracy across line/load transients. |
| Programmable Logic Controllers | Building Automation Controllers |
Use Scenario: Modular PLC CPU module handling discrete I/O, analog input conditioning, and fieldbus communication (CAN, Ethernet). IC Role / Device Role / Timing Role: Central controller executing ladder logic scan cycles, managing multi-protocol fieldbus stacks, and performing real-time diagnostics. Use Value: Dual CAN + Ethernet MAC + USB allows concurrent protocol support without external bridge ICs - reducing board area and latency in distributed I/O systems. |
Use Scenario: Smart HVAC controllers integrating temperature/humidity sensing, valve actuation, and BACnet/IP or Modbus TCP networking. IC Role / Device Role / Timing Role: Sensor data acquisition, PID-based climate control, and secure remote firmware updates over TLS-enabled Ethernet stack. Use Value: On-chip 1 MB flash with ECC and secure boot ROM enables safe over-the-air updates while maintaining functional safety integrity (IEC 61508 SIL2). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5S72624P144FP#UZ | Same SH-2A core, 2 MB flash, identical pinout and peripheral set; higher memory density only | No change in motor control or PLC use cases; selected when firmware image exceeds 1 MB | Drop-in replacement if flash capacity requirement increases; no PCB or software changes needed |
| R5F72623P144FP#UZ | Same package and peripherals but SH-2 core (no FPU); 160 MHz max clock; lacks double-precision support | Suitable for integer-only control algorithms; not recommended for floating-point intensive tasks like sensor fusion or advanced motion profiling | Select when cost sensitivity outweighs need for hardware FPU; verify math library compatibility before migration |
Compared with R5S72623P144FP#UZ, R5S72624P144FP#UZ offers scalable flash for larger firmware without altering layout or drivers, while R5F72623P144FP#UZ trades FPU capability for lower unit cost in fixed-function embedded control where floating-point operations are emulated or avoided.
Availability
R5S72623P144FP#UZ is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, and programmable logic controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability screening.
Supply support for R5S72623P144FP#UZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The SH7260 Series targets high-performance real-time embedded control, with the R5S72623P144FP#UZ optimized for motor control, digital power, and industrial automation requiring deterministic processing, rich analog integration, and multi-protocol connectivity.
FAQ
What is the maximum operating frequency of the R5S72623P144FP#UZ?
The R5S72623P144FP#UZ operates at a maximum CPU frequency of 200 MHz using its on-chip PLL, which accepts input clocks from 1 MHz to 20 MHz and supports programmable multiplication ratios. This frequency is guaranteed across the full −40°C to +85°C temperature range and 2.7 V to 3.6 V supply voltage, as verified in the Electrical Characteristics section of the R01UH0134EJ0400 Hardware Manual.
Does the R5S72623P144FP#UZ support CAN FD or only classical CAN 2.0B?
The R5S72623P144FP#UZ supports only CAN 2.0B (ISO 11898-1:2003) with bit rates up to 1 Mbps. It does not implement CAN FD features such as flexible data-rate, extended data length, or CRC enhancements. The two integrated CAN controllers are fully compatible with legacy CAN networks and support message filtering, mailbox buffering, and error confinement per the SH7260 Series specification.
Is the R5S72623P144FP#UZ pin-compatible with other members of the SH7262 group?
Yes, the R5S72623P144FP#UZ shares identical pin assignment, electrical characteristics, and package (144-pin LQFP) with other SH7262 variants including R5S72620 through R5S72627. All share the same pin functions defined in Section 1.4 "Pin Assignment" and Section 1.5 "Pin Functions" of the R01UH0134EJ0400 manual, enabling hardware reuse across firmware variants.
What debug interfaces are supported by the R5S72623P144FP#UZ?
The R5S72623P144FP#UZ supports IEEE 1149.1 JTAG for boundary-scan testing and on-chip debugging, including real-time trace, hardware breakpoints, and watchpoints. It does not support SWD or cJTAG. Debug access requires a Renesas E2 emulator or compatible JTAG probe, and the JTAG TCK/TMS/TDI/TDO pins are assigned to dedicated package pins as documented in the Hardware Manual's Pin Function table.
Does the R5S72623P144FP#UZ include hardware encryption accelerators?
No, the R5S72623P144FP#UZ does not include dedicated hardware encryption accelerators such as AES, SHA, or RSA engines. Security functions rely on software libraries executed on the SH-2A core. For applications requiring cryptographic acceleration, Renesas recommends the RA6M5 or RX72M families, which integrate TRNG and crypto accelerators - the R5S72623P144FP#UZ focuses on real-time control performance rather than security offload.
R5S72623P144FP#UZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- -
- Series:
- *
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
R5S72623P144FP#UZ FAQ
1.How can I place an order for R5S72623P144FP#UZ through Aetrix?
Please submit a Request for Quotation (RFQ) for R5S72623P144FP#UZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5S72623P144FP#UZ reliable?
The price and inventory of R5S72623P144FP#UZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5S72623P144FP#UZ is usually 5 days.
3.What payment methods are accepted for R5S72623P144FP#UZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5S72623P144FP#UZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5S72623P144FP#UZ?
R5S72623P144FP#UZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5S72623P144FP#UZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5S72623P144FP#UZ?
For technical support, including R5S72623P144FP#UZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5S72623P144FP#UZ requirements.
6.How does Aetrix verify that R5S72623P144FP#UZ is sourced from the original manufacturer or authorized distributors?
All R5S72623P144FP#UZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5S72623P144FP#UZ meets industry standards.
7.What is the process for return or replacement of R5S72623P144FP#UZ?
All R5S72623P144FP#UZ units undergo pre-shipment inspection (PSI). If there is an issue with R5S72623P144FP#UZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5S72623P144FP#UZ part is unused and in its original packaging.
Return procedure for R5S72623P144FP#UZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5S72623P144FP#UZ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

