Renesas R7F100GAG3CSP#BA0
- Part No.:
- R7F100GAG3CSP#BA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R7F100GAG3CSP#BA0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,670
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GAG3CSP#BA0 from Renesas is a 30-pin, 96-KB code flash, 12-KB RAM RL78/G23 16-bit microcontroller operating from 1.6 to 5.5 V, featuring 41-µA/MHz active current, 210-nA data retention, capacitive touch sensing (up to 32 keys), and integrated UART, I²C, and SPI interfaces - deployed in industrial sensor nodes and low-power HMI control modules.
For engineers reviewing the R7F100GAG3CSP#BA0 datasheet, R7F100GAG3CSP#BA0 pinout, R7F100GAG3CSP#BA0 application, or R7F100GAG3CSP#BA0 equivalent, key selection criteria include its 30-pin LSSOP package, -40°C to +85°C industrial temperature grade, 96-KB flash/12-KB RAM memory configuration, ultra-low-power STOP/SNOOZE modes, and CTSU2L capacitive sensing unit for touch-button interfaces.
Technical Context
The RL78/G23 core implements a 3-stage pipeline CISC architecture with configurable instruction timing (0.03125 µs at 32 MHz high-speed mode or 30.5 µs at 32.768 kHz ultra-low-speed mode) and supports multiply/divide/accumulate instructions. It integrates a SNOOZE mode sequencer (SMS) that executes up to 32 preconfigured operations without CPU wake-up, enabling autonomous low-power sensor polling.
Peripheral integration includes a 10-bit A/D converter with 8 analog inputs, 2-channel 8-bit D/A output, 2-channel comparator with selectable internal/external reference, and Logic & Event Link Controller (ELCL) for hardware-triggered peripheral chaining - all coordinated via the Data Transfer Controller (DTC) supporting block, repeat, and chain transfer modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and configurable instruction timing |
| Operating Voltage | 1.6–5.5 V - enables direct interface with 1.8-V, 2.5-V, and 3.3-V peripherals without level shifters |
| Power Consumption | 41 µA/MHz active current; 210 nA data retention - supports battery-powered operation >10 years in sleep |
| Memory | 96 KB code flash (2-KB blocks), 8 KB data flash (1M rewrite cycles), 12 KB RAM |
| Analog Peripherals | 10-bit ADC (8 channels), 2× 8-bit DAC (0–VDD output), 2× comparator with internal/external reference selection |
| Capacitive Sensing | CTSU2L unit supporting self-capacitance up to 32 keys - no external components required for touch button implementation |
| Timers & RTC | 16-bit TAU (8 channels), 32-bit interval timer, RTC with alarm and clock correction - enables precise timekeeping and periodic wake-up |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65-mm pitch), industrial-grade (-40°C to +85°C), tray packaging (#BA0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P20 | ANI0 / AVREFP / EI20 | Analog input 0 and positive ADC reference; also serves as external interrupt 20 |
| P01 | ANI16 / TS27 / EI01 / EO01 / TO00 / RxD1 | Analog input 16, touch-sense channel 27, external interrupt 01, output port, timer output 00, UART1 receive |
| P00 | ANI17 / TS26 / EI00 / TI00 / TxD1 | Analog input 17, touch-sense channel 26, external interrupt 00, timer input 00, UART1 transmit |
| P120 | ANI19 / IVCMP1 / EI120 | Analog input 19, comparator 1 input, external interrupt 120 |
| P40 | TOOL0 | On-chip debugging tool interface pin - used for programming and debug communication |
| RESET | Reset input | Active-low reset signal with internal pull-up; triggers POR and full system initialization |
| P137 | EI137 / INTP0 | External interrupt 137 and key interrupt 0 - supports wake-up from STOP mode on edge detection |
| P122 / P121 | X2 / X1 / XT2 / XT1 | Crystal oscillator connections for main system clock (up to 32 MHz) or 32.768-kHz RTC crystal |
| REGC | Voltage regulator capacitor terminal | Must be connected to VSS via 0.47–1 µF capacitor - stabilizes internal LDO for analog/RTC domains |
| VSS / VDD | Ground / Power supply | Dedicated analog/digital power pins - separation improves noise immunity for ADC and CTSU operation |
| P60 / P61 | EO60 / CCD04 / SCLA0 / EO61 / CCD05 / SDAA0 | I²C bus interface (SCL/SDA) with capacitive touch sense channel support - enables shared bus for sensors and touch |
| P31 / P30 | TS01 / TI03 / TO03 / INTP4 / VCOUT0 / TSCAP / RTC1HZ | Touch-sense input 01, timer I/O, key interrupt 4, voltage-controlled oscillator output, touch-sense capacitor connection, and RTC 1-Hz output |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes up to 32 autonomous operations (e.g., ADC sampling, comparison, GPIO toggle) without CPU or RAM activation - reduces average system power by >90% in polling tasks |
| Capacitive Touch Sensing Unit (CTSU2L) | Self-capacitance mode supports up to 32 independent touch keys using only one dedicated pin per key - eliminates external RC networks and calibration overhead |
| Data Flash with Background Operation | 8 KB data flash supports background rewriting (BGO): CPU executes code from program flash while updating nonvolatile parameters - enables seamless firmware updates and logging |
| Multi-Speed On-Chip Oscillators | High-speed (32 MHz ±1%), middle-speed (4/2/1 MHz adjustable), and low-speed (32.768 kHz adjustable) oscillators - eliminates need for external crystals in most applications |
| Event Link Controller (ELCL) | Hardware logic circuit routes event signals between peripherals (e.g., timer overflow → ADC trigger → DTC transfer) - removes software latency and CPU load in real-time signal chains |
Applications
| Industrial Sensor Node | Smart Thermostat HMI |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor transmitting data via UART to gateway every 5 minutes. IC Role / Device Role / Timing Role: Main controller executing SNOOZE-mode ADC sampling, RTC-based wake-up scheduling, and UART transmission - operates in STOP mode between intervals. Use Value: 210-nA data retention and 41-µA/MHz active current enable >5-year battery life on two AA cells without duty-cycling complexity. |
Use Scenario: Touch-enabled wall-mounted thermostat with 6 capacitive buttons and local display control. IC Role / Device Role / Timing Role: CTSU2L handles touch detection; TAU drives display refresh; UART communicates with HVAC controller. Use Value: Integrated CTSU2L eliminates external touch IC and reduces BOM cost by $0.35/unit while maintaining <10-ms touch response. |
| Low-Power Remote Control Receiver | Programmable Logic Controller I/O Module |
Use Scenario: IR remote receiver decoding NEC/RC5 protocols and controlling relay outputs in home automation. IC Role / Device Role / Timing Role: REMC peripheral captures IR waveforms; SMS processes header/data patterns; GPIO drives relays. Use Value: Hardware REMC + SMS offloads 100% of protocol decoding from CPU - frees 100% of CPU bandwidth for other tasks. |
Use Scenario: DIN-rail mounted I/O expansion module with 4 digital inputs, 2 analog inputs, and 2 relay outputs. IC Role / Device Role / Timing Role: ADC reads 0–10 V analog sensors; ELCL links timer overflow to DTC for automatic input scanning; UART reports status to master PLC. Use Value: ELCL+DTC enables deterministic 1-ms input scan cycle without CPU intervention - meets IEC 61131-2 response time requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GAH3CSP#BA0 | Same 30-pin LSSOP package, but 128 KB flash / 16 KB RAM - higher memory headroom for field-upgradable firmware | Preferred for designs requiring secure boot, OTA updates, or larger RTOS footprint | Select when future firmware growth or cryptographic libraries demand >96 KB flash |
| R7F100GBG3CNP#BA0 | 32-pin HWQFN (5×5 mm), same 96 KB/12 KB memory - smaller footprint, exposed die pad for thermal performance | Better suited for space-constrained PCBs where LSSOP height or routing density is limiting | Choose for compact consumer devices where board area is critical and thermal dissipation matters |
Compared with R7F100GAG3CSP#BA0, R7F100GAH3CSP#BA0 provides scalable memory for evolving firmware needs, while R7F100GBG3CNP#BA0 offers superior board-space efficiency and thermal management - both retain identical peripheral sets and low-power behavior.
Availability
R7F100GAG3CSP#BA0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat HMIs, low-power remote control receivers, and programmable logic controller I/O modules requiring stable component supply across multi-year production cycles.
Supply support for R7F100GAG3CSP#BA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G23 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial HMI applications - combining ultra-low active/standby current with rich analog and touch-sensing integration.
FAQ
What is the maximum operating frequency and clock source flexibility for the R7F100GAG3CSP#BA0?
The R7F100GAG3CSP#BA0 supports up to 32 MHz operation using its high-speed on-chip oscillator (±1.0% accuracy), or external crystal/resonator. It also integrates selectable middle-speed (4/2/1 MHz) and low-speed (32.768 kHz) oscillators - enabling dynamic clock scaling across HALT, STOP, and SNOOZE modes without external components.
Does the R7F100GAG3CSP#BA0 support in-system programming and secure firmware updates?
Yes, the R7F100GAG3CSP#BA0 supports on-chip debugging via TOOL0 pin and self-programming with boot swapping and flash shield window protection. Its 8 KB data flash allows background rewriting (BGO) during code execution - enabling robust over-the-air updates and parameter storage without halting application logic.
How many capacitive touch channels does the R7F100GAG3CSP#BA0 support, and what configuration options exist?
The R7F100GAG3CSP#BA0 integrates the CTSU2L unit supporting self-capacitance mode for up to 32 independent touch keys - one dedicated pin per key. It does not support mutual capacitance (matrix) due to its 30-pin LSSOP package limitation, which restricts available CTSU pins to the self-capacitance subset defined in the datasheet.
What are the key power-saving modes available on the R7F100GAG3CSP#BA0, and how do they differ?
The R7F100GAG3CSP#BA0 offers HALT (CPU stopped, peripherals active), STOP (all clocks halted except RTC/LVD), and SNOOZE (peripheral sequencer active, CPU/RAM/flash powered down). STOP mode draws 210 nA with 4 KB RAM retention; SNOOZE enables autonomous ADC/timer operations at sub-µA average current - ideal for sensor polling.
Can the R7F100GAG3CSP#BA0 interface directly with 1.8-V or 2.5-V peripherals, and how is this achieved?
Yes, the R7F100GAG3CSP#BA0 supports mixed-voltage I/O: its N-ch open-drain ports tolerate 6 V, and TTL input buffers accept 1.8-V, 2.5-V, or 3.3-V logic levels. Pull-up resistors can be enabled internally - eliminating external level shifters when interfacing with lower-voltage sensors or communication ICs.
R7F100GAG3CSP#BA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x8/10b/12b; D/A 2x8b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GAG3CSP#BA0 FAQ
1.How can I place an order for R7F100GAG3CSP#BA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GAG3CSP#BA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GAG3CSP#BA0 reliable?
The price and inventory of R7F100GAG3CSP#BA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GAG3CSP#BA0 is usually 5 days.
3.What payment methods are accepted for R7F100GAG3CSP#BA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GAG3CSP#BA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GAG3CSP#BA0?
R7F100GAG3CSP#BA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GAG3CSP#BA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GAG3CSP#BA0?
For technical support, including R7F100GAG3CSP#BA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GAG3CSP#BA0 requirements.
6.How does Aetrix verify that R7F100GAG3CSP#BA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GAG3CSP#BA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GAG3CSP#BA0 meets industry standards.
7.What is the process for return or replacement of R7F100GAG3CSP#BA0?
All R7F100GAG3CSP#BA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GAG3CSP#BA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GAG3CSP#BA0 part is unused and in its original packaging.
Return procedure for R7F100GAG3CSP#BA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GAG3CSP#BA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

