Renesas R7F100GBF3CFP#BA0
- Part No.:
- R7F100GBF3CFP#BA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R7F100GBF3CFP#BA0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,995
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GBF3CFP#BA0 from Renesas is a 32-pin LQFP-packaged RL78/G23 16-bit microcontroller designed for ultra-low-power industrial applications. It delivers 128 KB code flash, 8 KB data flash, 16 KB RAM, 1.6–5.5 V operation, and supports STOP mode with 210-nA data retention current. It integrates capacitive touch sensing (CTSU2L), RTC, UARTA, IICA, SAU, and 16-bit TAU timers for sensor interface and control in battery-powered edge devices.
For engineers reviewing the R7F100GBF3CFP#BA0 datasheet, R7F100GBF3CFP#BA0 pinout, R7F100GBF3CFP#BA0 application, or R7F100GBF3CFP#BA0 equivalent, key selection criteria include its 32-pin LQFP-0.80mm package, -40 to +105°C industrial temperature grade (C-field), 128 KB flash/16 KB RAM memory configuration, and integrated CTSU2L for self/mutual capacitance touch sensing up to 64 keys.
Technical Context
The RL78/G23 core implements a 3-stage pipeline CISC architecture with configurable instruction timing (0.03125 µs at 32 MHz high-speed mode or 30.5 µs at 32.768 kHz ultra-low-speed mode). It features SNOOZE mode sequencer (SMS) supporting 32 sequential low-power operations without CPU wake-up, and Logic & Event Link Controller (ELCL) enabling hardware-triggered peripheral chaining independent of software execution.
Power management includes dual voltage detectors (LVD0/LVD1), POR, and three oscillator options: high-speed on-chip (±1.0% accuracy, 1–32 MHz), middle-speed (adjustable 1–4 MHz), and low-speed 32.768 kHz subsystem clock. The device supports background data flash rewriting (BGO) with 1M-cycle endurance and secure block erase prohibition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and configurable instruction timing |
| Flash Memory | 128 KB code flash + 8 KB data flash; supports BGO, boot swapping, and flash shield window |
| RAM | 16 KB on-chip RAM with 210-nA data retention in STOP mode |
| Operating Voltage | 1.6–5.5 V single supply; enables direct interfacing with 1.8/2.5/3.0 V peripherals |
| Temperature Range | -40 to +105°C (industrial-grade C-field qualification) |
| Capacitive Sensing | CTSU2L unit supporting self-capacitance (up to 32 keys) or mutual-capacitance (8×8 matrix, up to 64 keys) |
| Timers & RTC | 16-bit TAU (8–16 channels), 32-bit interval timer, and calendar-mode RTC with alarm and correction |
| Communication Interfaces | UARTA (3–6 ch), IICA (4–10 ch), SAU (3–8 ch CSI/SPI), REMC (1 ch remote control receiver) |
Pinout & Package
Package: 32-pin plastic LQFP (7 × 7 mm, 0.80-mm pitch), RoHS-compliant, tray packaging (#BA0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | Analog input / UARTA TX | ANI17 analog channel input or TxD1 signal output; supports TS26 touch-sensing electrode |
| P01 | Analog input / UARTA RX | ANI16 analog channel input or RxD1 signal input; supports TS27 touch-sensing electrode |
| P10–P17 | Serial interfaces / Timers / DAC outputs | Configurable SAU (SCK00/SI00/SO00), UARTA (TxD0/RxD0), TAU (TI01–TI07/TO01–TO07), and 2-channel 8-bit DAC (VCOUT0/VCOUT1) |
| P20–P23 | Analog front-end | ANI0–ANI3 inputs with AVREFP/AVREFM references, ANO0/ANO1 outputs, IVREF0/IVREF1, and comparator inputs (IVCMP0/IVCMP1) |
| P30–P31 | RTC & touch control | P30 provides RTC1HZ output, TSCAP for CTSU2L, and VCOUT0; P31 supports TS01 touch sensing and PCLBUZ0 buzzer output |
| P50–P51 | SAU interface / interrupts | SI11/SDA11 and SO11 pins for SAU channel 1; INTP1/INTP2 external interrupt sources |
| P60–P62 | IICA interface / CTSU2L | SCLA0/SDAA0 for IICA channel 0; CCD04/CCD05/CCD06 for CTSU2L current discharge paths |
| P120–P122 | System clock | X1/XT1 and X2/XT2 crystal connections; EXCLK/EXCLKS for external clock input or output |
| P137, RESET, REGC | Reset & power management | INTP0 interrupt input; active-low RESET pin; REGC requires 0.47–1 µF capacitor to VSS for internal regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 210-nA data retention current preserves 4 KB RAM state without external backup power |
| SNOOZE mode sequencer (SMS) | Executes up to 32 pre-programmed low-power operations (ADC sampling, comparison, GPIO toggle) without CPU wake-up |
| Capacitive Touch Sensing Unit (CTSU2L) | Supports both self-capacitance (single-pin keys) and mutual-capacitance (matrix) with built-in noise rejection |
| Background Data Flash Rewrite (BGO) | Enables real-time firmware updates or parameter storage while executing application code from program memory |
| Peripheral I/O Redirection (PIOR) | Allows dynamic remapping of serial, timer, and analog functions to alternate pins without PCB redesign |
| Dual Voltage Detectors (LVD0/LVD1) | Provides programmable brown-out detection thresholds for safe power-down sequencing and system reset control |
Applications
| Industrial Sensor Node | Smart Thermostat Control |
|---|---|
Use Scenario: Battery-powered wireless temperature/humidity sensor node operating for >5 years on coin cell. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, CTSU2L for button interface, RTC for scheduled BLE transmission, and STOP/SNOOZE modes for power optimization. Use Value: 210-nA STOP current and SMS-driven periodic wake-up eliminate need for external real-time clock or wake-up timer IC. | Use Scenario: HVAC wall-mounted thermostat with capacitive touch panel, local display, and wired RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling touch UI, ambient sensor fusion (temp/humidity/occupancy), display driver timing, and UARTA-to-RS485 bridge. Use Value: Integrated CTSU2L supports 32-key self-capacitance overlay; 128 KB flash accommodates bootloader, application, and OTA update image. |
| Programmable Logic Controller (PLC) I/O Module | Energy Meter Front-End |
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Interface controller managing opto-isolated GPIO, UARTA for Modbus, SAU for SPI-based ADC/DAC, and watchdog supervision. Use Value: 32-pin LQFP fits compact industrial form factor; 1.6–5.5 V operation supports wide-range auxiliary supply; ELCL enables deterministic peripheral event chaining. | Use Scenario: Residential smart meter with metrology ASIC interface, tamper detection, LCD display, and IR/RF communication. IC Role / Device Role / Timing Role: Host MCU coordinating metrology data capture via SAU SPI, RTC timestamping, LCD segment driving, and secure data flash logging. Use Value: 8 KB data flash with 1M-cycle endurance stores lifetime energy logs; ±1.0% oscillator accuracy ensures precise time-of-use billing intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GBG3CFP#BA0 | Same package and pinout; 128 KB flash, 8 KB data flash, 16 KB RAM, but includes 256 KB code flash option in same family | Identical industrial temperature range and peripheral set; differs only in flash size - not applicable here as R7F100GBF3CFP#BA0 is fixed at 128 KB | Select R7F100GBF3CFP#BA0 when 128 KB flash meets firmware requirements and cost optimization is prioritized |
| R7F100GLF3CFA#BA0 | 64-pin LQFP-0.65mm package; 512 KB flash, 48 KB RAM, same RL78/G23 core and peripheral IP but higher pin count and memory | Targeted for complex HMI or multi-sensor fusion where additional GPIO, ADC channels, or UART/IICA instances are required | Choose R7F100GLF3CFA#BA0 only if design requires >32 pins or >128 KB flash; not drop-in compatible due to package and pinout mismatch |
Compared with R7F100GBF3CFP#BA0, R7F100GBG3CFP#BA0 offers identical footprint and electrical specs but no functional advantage at this memory configuration, while R7F100GLF3CFA#BA0 scales capability at the cost of board area, layout effort, and BOM cost-making R7F100GBF3CFP#BA0 optimal for space-constrained industrial control nodes.
Availability
R7F100GBF3CFP#BA0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostats, PLC I/O modules, and energy meter front-ends requiring stable component supply across extended product lifecycles.
Supply support for R7F100GBF3CFP#BA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets.
The RL78/G23 product line targets ultra-low-power industrial and consumer applications requiring robust timing, analog integration, and capacitive touch-designed to replace legacy 8/16-bit MCUs with enhanced security, longevity, and ease of migration.
FAQ
What is the maximum operating frequency and instruction timing of the R7F100GBF3CFP#BA0?
The R7F100GBF3CFP#BA0 operates at up to 32 MHz using its high-speed on-chip oscillator. Its RL78 CPU core achieves a minimum instruction execution time of 0.03125 µs at 32 MHz (high-speed mode) or 30.5 µs at 32.768 kHz (ultra-low-speed mode), configurable per application power/performance needs. This timing is confirmed in the R01DS0395EJ0140 datasheet Section 1.1.
Does the R7F100GBF3CFP#BA0 support capacitive touch sensing, and what configurations are available?
Yes, the R7F100GBF3CFP#BA0 integrates the CTSU2L capacitive touch sensing unit supporting both self-capacitance (up to 32 keys on single pins) and mutual-capacitance (8×8 matrix, up to 64 keys). It operates under VDD = 1.8–5.5 V and includes built-in noise cancellation. Pin assignments like P30 (TSCAP), P60–P62 (CCD), and P20–P23 (TSxx) are dedicated for this function per datasheet Table 1-3.
What are the power supply requirements and low-power modes supported by the R7F100GBF3CFP#BA0?
The R7F100GBF3CFP#BA0 operates from a single 1.6–5.5 V supply and supports HALT, STOP, and SNOOZE modes. In STOP mode with 4 KB RAM retention, it draws just 210 nA. The SNOOZE mode sequencer enables autonomous peripheral operation (e.g., ADC sampling, GPIO toggling) without CPU involvement. These specifications are detailed in Section 1.1 "Ultra-low power consumption technology" of R01DS0395EJ0140.
Which communication interfaces are integrated into the R7F100GBF3CFP#BA0?
The R7F100GBF3CFP#BA0 integrates UARTA (3–6 channels), IICA (4–10 channels), SAU (3–8 channels supporting CSI/SPI), and a remote control signal receiver (REMC). It also supports LIN-bus via UARTA. All interfaces are accessible on its 32-pin LQFP package per pin function tables in R01DS0395EJ0140 Sections 1.3.2 and Table 1-3.
What is the industrial temperature rating and package type of the R7F100GBF3CFP#BA0?
The R7F100GBF3CFP#BA0 is rated for -40 to +105°C ambient operation (C-field application code) and housed in a 32-pin plastic LQFP package (7 × 7 mm, 0.80-mm pitch) with tray packaging (#BA0). This matches the ordering part number decoding in Figure 1-1 and Table 1-1 of R01DS0395EJ0140.
How does the R7F100GBF3CFP#BA0 handle flash memory security and field updates?
The R7F100GBF3CFP#BA0 supports flash shield window protection, block erase prohibition, and self-programming with boot swapping-enabling secure in-field firmware updates without exposing sensitive code. Data flash supports background operation (BGO), allowing code execution from program memory while rewriting parameters. These features are specified in Section 1.1 "Code flash memory" and "Data flash memory" of R01DS0395EJ0140.
R7F100GBF3CFP#BA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 27
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x8/10b/12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GBF3CFP#BA0 FAQ
1.How can I place an order for R7F100GBF3CFP#BA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GBF3CFP#BA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GBF3CFP#BA0 reliable?
The price and inventory of R7F100GBF3CFP#BA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GBF3CFP#BA0 is usually 5 days.
3.What payment methods are accepted for R7F100GBF3CFP#BA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GBF3CFP#BA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GBF3CFP#BA0?
R7F100GBF3CFP#BA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GBF3CFP#BA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GBF3CFP#BA0?
For technical support, including R7F100GBF3CFP#BA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GBF3CFP#BA0 requirements.
6.How does Aetrix verify that R7F100GBF3CFP#BA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GBF3CFP#BA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GBF3CFP#BA0 meets industry standards.
7.What is the process for return or replacement of R7F100GBF3CFP#BA0?
All R7F100GBF3CFP#BA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GBF3CFP#BA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GBF3CFP#BA0 part is unused and in its original packaging.
Return procedure for R7F100GBF3CFP#BA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GBF3CFP#BA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

