Renesas R7F100GBH3CFP#AA0
- Part No.:
- R7F100GBH3CFP#AA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R7F100GBH3CFP#AA0.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GBH3CFP#AA0 from Renesas is a 32-bit RL78/G23 microcontroller with 128 KB code flash, 8 KB data flash, and 16 KB RAM, operating from 1.6–5.5 V. It delivers ultra-low power consumption (41 µA/MHz active, 210 nA data retention), integrates capacitive touch sensing (CTSU2L), RTC, 16-bit timers, 12-bit ADC (up to 26 channels), and multiple serial interfaces - deployed in industrial sensor nodes and battery-powered HMI control units.
For engineers reviewing the R7F100GBH3CFP#AA0 datasheet, R7F100GBH3CFP#AA0 pinout, R7F100GBH3CFP#AA0 application, or R7F100GBH3CFP#AA0 equivalent, key selection criteria include its LQFP-32 package, -40°C to +85°C industrial temperature grade (C-suffix), 32-pin I/O count, integrated CTSU2L for self/mutual-capacitance touch, and SNOOZE mode sequencer for autonomous low-power peripheral sequencing without CPU wake-up.
Technical Context
The RL78/G23 core implements a 3-stage pipeline CISC architecture with configurable instruction timing (0.03125 µs min @ 32 MHz high-speed oscillator or 30.5 µs @ 32.768 kHz subsystem clock). It supports multiply/divide/accumulate instructions and a 1 MB address space across four register banks.
Power management includes HALT, STOP, and SNOOZE modes; the latter uses a dedicated sequencer executing up to 32 preconfigured commands (from 21 available) to manage peripherals like ADC, timers, and CTSU2L autonomously - eliminating CPU involvement during periodic sensing tasks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Flash Memory | 128 KB code flash + 8 KB data flash with background operation (BGO) and 1M rewrite cycles |
| RAM | 16 KB on-chip RAM with 210-nA data retention current |
| Operating Voltage | 1.6–5.5 V single supply - enables direct interface with 1.8 V, 2.5 V, and 3.3 V peripherals |
| Power Modes | HALT (41 µA/MHz), STOP (sub-µA), and SNOOZE (sequencer-driven autonomous operation) |
| Capacitive Sensing | CTSU2L unit supporting 32-key self-capacitance or 64-key 8×8 mutual-capacitance matrix |
| ADC | 12-bit resolution, up to 26 analog inputs, internal 1.48 V reference and temperature sensor |
| Timers | 16-bit timer array (16 channels), 32-bit interval timer, RTC (alarm/correction), and watchdog |
Pinout & Package
LQFP-32 package (7 × 7 mm, 0.80-mm pitch), industrial-grade (C-field), tray packaging (#AA0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | Analog input / UARTA TX | 12-bit ADC channel ANI17 and TxD1 output - supports LIN-bus physical layer |
| P01 | Analog input / UARTA RX | 12-bit ADC channel ANI16 and RxD1 input - enables dual UARTA for isolated communication paths |
| P10–P17 | Serial interface I/O | Configurable SAU/SPI/I²C/UART pins (SCK00, SI00, SO00, etc.) - support simultaneous multi-protocol connectivity |
| P20–P23 | Analog front-end | ADC inputs ANI0–ANI3 with AVREFP/AVREFM references and IVREF0/IVREF1 for comparator bias |
| P30 | Capacitive sensing / RTC | TSCAP pin for CTSU2L and RTC1HZ output - enables precise time-stamped touch event logging |
| P31 | Capacitive sensing / buzzer | TS01 input for CTSU2L and PCLBUZ0 output - drives piezo elements without external drivers |
| P50/P51 | Capacitive sensing / serial | CCD03/CCD02 for CTSU2L and SI11/SO11 for SPI - allow shared pins between touch and sensor comms |
| P60/P61 | I²C interface | SCLA0/SDAA0 pins - provide hardware I²C master/slave capability for sensor hub integration |
| P121/P122 | Crystal oscillator | X1/XT1 and X2/XT2 inputs - support 32.768 kHz crystal for RTC and optional 1–32 MHz for main clock |
| RESET | System reset | Active-low reset with built-in POR and dual voltage detectors (LVD0/LVD1) for brown-out protection |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes 32-step autonomous sequences (e.g., ADC sampling → CTSU2L scan → RTC timestamp → RAM store) without CPU wake-up or flash access |
| Capacitive Touch Unit (CTSU2L) | Supports both self-capacitance (32 keys) and mutual-capacitance (64-key 8×8 matrix) with noise immunity tuning via firmware registers |
| Data Flash BGO | Enables real-time execution from code flash while rewriting data flash - critical for over-the-air parameter updates in field-deployed devices |
| ELCL Event Link Controller | Hardware-configurable logic (AND/OR/flip-flop) routes events between peripherals (e.g., timer overflow → ADC trigger → DMA request) without CPU intervention |
| Low-Power Oscillators | Independent high-speed (±1.0% accuracy, 1–32 MHz), middle-speed (adjustable), and low-speed (32.768 kHz ±100 ppm) oscillators - enable dynamic clock gating per subsystem |
| Controlled Current Drive Ports | 6–8 pins with programmable 2–12 mA sink/source - drive LEDs or small solenoids directly without external drivers |
Applications
| Industrial Sensor Node | Smart Thermostat HMI |
|---|---|
Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and occupancy via analog and digital sensors. IC Role / Device Role / Timing Role: Main controller executing SNOOZE-mode scheduled ADC reads, CTSU2L touch polling, and RTC-based data logging intervals. Use Value: 210-nA data retention and autonomous SNOOZE sequencing extend battery life beyond 5 years on a single CR2032 cell. | Use Scenario: Wall-mounted HVAC controller with capacitive touch buttons, display backlight control, and wireless comms. IC Role / Device Role / Timing Role: System-on-chip managing touch UI, PWM-driven LED backlight, UART-to-ESP32 bridge, and RTC-corrected scheduling. Use Value: Integrated CTSU2L eliminates external touch controller IC; controlled-current ports drive backlight LEDs at precise dimming levels. |
| Programmable Logic Controller (PLC) I/O Module | Asset Tracking Beacon |
Use Scenario: DIN-rail mounted module monitoring discrete inputs, driving relay outputs, and communicating via RS-485. IC Role / Device Role / Timing Role: Real-time I/O processor using ELCL to chain timer-triggered ADC sampling → GPIO state capture → UART transmission. Use Value: Hardware event linking reduces interrupt latency to <1 µs and frees CPU for protocol stack processing. | Use Scenario: GPS-denied indoor asset tag reporting location via BLE beaconing and motion-triggered wake-up. IC Role / Device Role / Timing Role: Ultra-low-power coordinator using STOP mode with wake-on-motion (via CTSU2L or external interrupt) and RTC alarm for periodic BLE advertising. Use Value: 41 µA/MHz active current and sub-µA STOP mode enable >2-year operation on coin-cell batteries. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GBJ3CFP#AA0 | Same LQFP-32 package and 32-pin I/O count, but 192 KB code flash and 20 KB RAM | Required when firmware exceeds 128 KB or additional RAM is needed for larger buffers or RTOS heap | Select if future firmware growth or real-time OS usage demands higher memory headroom |
| R7F100GCH3CFP#AA0 | Same 128 KB flash/16 KB RAM, but 48-pin LQFP package with 22 additional I/Os and extra peripherals (e.g., 2nd UARTA, more ADC channels) | Needed when design requires >32 GPIOs, dual UARTA for isolation, or expanded analog sensing | Choose only if pin count or peripheral expansion justifies PCB redesign and cost increase |
Compared with R7F100GBJ3CFP#AA0, the R7F100GBH3CFP#AA0 trades flash/RAM headroom for identical footprint and cost; versus R7F100GCH3CFP#AA0, it retains full peripheral functionality within a smaller, lower-cost 32-pin layout - making it optimal for space-constrained, cost-sensitive industrial controls where memory and I/O are precisely matched.
Availability
R7F100GBH3CFP#AA0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat HMIs, PLC I/O modules, and asset tracking beacons requiring stable component supply and long-term manufacturability.
Supply support for R7F100GBH3CFP#AA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/G23 product line targets ultra-low-power embedded control applications demanding robust capacitive touch, precise timing, and seamless peripheral integration - optimized for battery-operated and energy-harvesting systems.
FAQ
What is the maximum operating frequency and clock source flexibility of the R7F100GBH3CFP#AA0?
The R7F100GBH3CFP#AA0 supports up to 32 MHz operation using its high-speed on-chip oscillator (±1.0% accuracy), selectable from 1–32 MHz. It also integrates independent middle-speed (1–4 MHz) and low-speed (32.768 kHz) oscillators, enabling dynamic clock switching and ultra-low-power RTC operation without external crystals - all configurable via system registers without hardware changes.
Does the R7F100GBH3CFP#AA0 support hardware-accelerated capacitive touch sensing, and what configurations are available?
Yes, the R7F100GBH3CFP#AA0 integrates the CTSU2L capacitive sensing unit supporting both self-capacitance (up to 32 keys on single pins) and mutual-capacitance (up to 64 keys in 8×8 matrix) configurations. It includes hardware noise cancellation, adjustable sensitivity, and automatic calibration - all managed by dedicated registers without CPU overhead, and compatible with standard PCB overlay materials.
How does the SNOOZE mode sequencer in the R7F100GBH3CFP#AA0 reduce system power consumption?
The SNOOZE mode sequencer in the R7F100GBH3CFP#AA0 executes up to 32 pre-programmed commands (e.g., ADC start, CTSU2L scan, RTC read, RAM store) autonomously - without waking the CPU, accessing flash, or powering RAM. This reduces active current to sub-µA levels during periodic sensing tasks, extending battery life significantly compared to CPU-polling approaches.
What serial communication interfaces are integrated into the R7F100GBH3CFP#AA0, and how many instances are available?
The R7F100GBH3CFP#AA0 integrates three UARTA channels (one supporting LIN-bus), up to six simplified SPI (CSI) channels, and up to ten I²C/Simplified I²C channels - with flexible pin mapping via PIOR registers. All interfaces operate independently and can be used concurrently, enabling multi-sensor hub designs with mixed-protocol connectivity.
Is the R7F100GBH3CFP#AA0 qualified for industrial temperature operation, and what packaging options are offered?
Yes, the R7F100GBH3CFP#AA0 is rated for -40°C to +85°C operation (C-field suffix) and supplied in 32-pin LQFP (7 × 7 mm, 0.80-mm pitch) packaged in trays (#AA0). It is not offered in tape-and-reel or WFLGA variants - this specific part number is exclusively LQFP-32 industrial-grade.
R7F100GBH3CFP#AA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 27
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 8x8/10b/12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GBH3CFP#AA0 FAQ
1.How can I place an order for R7F100GBH3CFP#AA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GBH3CFP#AA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GBH3CFP#AA0 reliable?
The price and inventory of R7F100GBH3CFP#AA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GBH3CFP#AA0 is usually 5 days.
3.What payment methods are accepted for R7F100GBH3CFP#AA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GBH3CFP#AA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GBH3CFP#AA0?
R7F100GBH3CFP#AA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GBH3CFP#AA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GBH3CFP#AA0?
For technical support, including R7F100GBH3CFP#AA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GBH3CFP#AA0 requirements.
6.How does Aetrix verify that R7F100GBH3CFP#AA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GBH3CFP#AA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GBH3CFP#AA0 meets industry standards.
7.What is the process for return or replacement of R7F100GBH3CFP#AA0?
All R7F100GBH3CFP#AA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GBH3CFP#AA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GBH3CFP#AA0 part is unused and in its original packaging.
Return procedure for R7F100GBH3CFP#AA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GBH3CFP#AA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

