Renesas R7F100GEG3CNP#HA0
- Part No.:
- R7F100GEG3CNP#HA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R7F100GEG3CNP#HA0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 40WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GEG3CNP#HA0 from Renesas is a 40-pin HWQFN-packaged RL78/G23 16-bit microcontroller with 128 KB code flash, 8 KB data flash, and 16 KB RAM, operating from 1.6–5.5 V at -40 to +105°C. It delivers ultra-low power consumption (41 µA/MHz active, 210 nA data retention), integrates capacitive touch sensing (CTSU2L), 12-bit ADC (26 channels), dual DAC, RTC, and multiple serial interfaces including UARTA, IICA, and SAU for industrial control and sensor node applications.
For engineers reviewing the R7F100GEG3CNP#HA0 datasheet, R7F100GEG3CNP#HA0 pinout, R7F100GEG3CNP#HA0 application, or R7F100GEG3CNP#HA0 equivalent, key selection criteria include its 40-pin HWQFN-0.5mm pitch package, industrial temperature grade (3C), SNOOZE mode sequencer for autonomous low-power sensing, and integrated CTSU2L supporting up to 64 keys in mutual capacitance mode.
Technical Context
The R7F100GEG3CNP#HA0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs min @ 32 MHz high-speed oscillator or 30.5 µs @ 32.768 kHz subsystem clock). It supports background data flash rewriting (BGO) and self-programming with boot swapping, enabling field firmware updates without external programming hardware.
Its peripheral set includes a 32-bit interval timer, 16-bit TAU with up to 16 channels, real-time clock with alarm and correction, and Logic & Event Link Controller (ELCL) for hardware-triggered inter-peripheral signal routing-eliminating CPU intervention for time-critical event chains such as sensor wake-up → ADC conversion → DMA transfer → sleep.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Flash Memory | 128 KB code flash + 8 KB data flash; supports background operation (BGO) and self-programming with boot swap |
| RAM | 16 KB on-chip RAM with 210-nA data retention current in STOP mode |
| Power Supply | Single 1.6–5.5 V supply; HALT/STOP/SNOOZE low-power modes; ±1.0% oscillator accuracy over -20 to +85°C |
| Analog Peripherals | 12-bit ADC (26 channels, internal 1.48 V reference), dual 8-bit DAC (0–VDD output), 2-channel comparator with selectable internal/external reference |
| Capacitive Sensing | CTSU2L unit supporting self-capacitance (up to 32 keys) and mutual capacitance (8×8 matrix, up to 64 keys) at VDD = 1.8–5.5 V |
| Timers & RTC | 16-bit TAU (16 channels), 32-bit interval timer (32/16/8-bit counter modes), RTC with alarm, calendar (1 sec–99 years), and clock correction |
| Serial Interfaces | UARTA (3–6 channels, LIN support), IICA (4–10 channels), SAU (3–8 CSI/SPI, 3–6 UART, 4–10 I2C), REMC (1 channel, 4-waveform pattern matching) |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.50-mm pitch), exposed die pad recommended to be connected to VSS. Pin count and function mapping align with RL78/G23 40-pin product definition (R01DS0395EJ0140, Page 17).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10–P17 | Multi-function digital I/O with SAU/UART/IICA capability | Primary serial interface pins; support simultaneous UARTA, IICA, and SAU operations via peripheral I/O redirection (PIOR) |
| P20–P26 | Analog input / CTSU / comparator / reference voltage | Support 12-bit ADC (ANI0–ANI6), CTSU sensing electrodes (TSCAP, TS00–TS05), IVREF0/IVREF1, AVREFP/AVREFM, and comparator inputs |
| P30–P31 | RTC / buzzer / touch sense / interrupt | P30 provides RTC1HZ output, TSCAP for CTSU, and INTP3; P31 supports TI03/TO03, INTP4, and PCLBUZ0 for programmable buzzer control |
| P50–P51 | SAU channel 1 I/O with CTSU | SI11/SDA11 and SO11 with CCD02/CCD03 for capacitive sensing; used for I2C/SPI slave communication and touch electrode drive |
| P60–P62 | IICA master/slave interface + CTSU | SCLA0/SDAA0 (IICA0) and CCD04–CCD06 for CTSU electrode connections; enable concurrent I2C bus control and touch scanning |
| P70–P73 | Remote control input / touch sense / SAU channel 2 | RIN0 (REMC input), TS02–TS05 for extended CTSU, and SI21/SDA21/SO21/TxDA0/RxDA0 for SAU-based UART or SPI |
| X1/X2/VBAT | Crystal oscillator / backup supply | P121 (X1/XT1/VBAT) and P122 (X2/EXCLK) support external 32.768 kHz crystal for RTC; VBAT enables RTC operation during main power loss |
| REGC/VDD/VSS | Internal regulator decoupling / power rails | REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS define 1.6–5.5 V operating range; exposed die pad must connect to VSS for thermal and electrical stability |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes up to 32 autonomous processes (e.g., ADC sampling → compare → GPIO toggle) without CPU, flash, or RAM activation - reduces average system power by >90% in periodic sensing |
| Capacitive Touch Unit (CTSU2L) | Hardware-accelerated touch engine supporting mutual capacitance (8×8 matrix) and self-capacitance modes; immune to VDD fluctuations and operates down to 1.8 V |
| Data Flash Background Operation (BGO) | Enables full-speed program execution from code flash while erasing/writing data flash - critical for over-the-air (OTA) firmware updates and logging without system interruption |
| Logic & Event Link Controller (ELCL) | Configurable hardware logic (AND/OR/flip-flop) routes signals between peripherals (e.g., ADC EOC → DMA trigger → timer stop) - eliminates ISR latency and CPU overhead for deterministic event chains |
| Ultra-Low Power STOP Mode | 210-nA retention current for 16 KB RAM; wake-up in ≤3.5 µs from STOP via external interrupt, RTC alarm, or CTSU event - ideal for battery-powered endpoint devices |
| Integrated Security Functions | Code flash block erase/write prohibition and flash shield window prevent unauthorized read/write access - meets basic industrial security requirements without external secure element |
Applications
| Industrial Sensor Node | Smart Home Thermostat |
|---|---|
|
Use Scenario: Battery-powered temperature/humidity/occupancy sensor transmitting data every 30 seconds via UART-to-LoRaWAN gateway. IC Role / Device Role / Timing Role: R7F100GEG3CNP#HA0 acts as system controller, executing CTSU for occupancy detection, 12-bit ADC for analog sensor conditioning, and UARTA for host communication; RTC schedules periodic wake-up and transmission. Use Value: SNOOZE mode sequencer autonomously triggers ADC conversion and GPIO assertion upon wake-up, reducing active time to <2 ms per cycle - extending 2× AA battery life to >5 years. |
Use Scenario: Wall-mounted HVAC controller with capacitive touch buttons, ambient temperature sensing, and display backlight dimming. IC Role / Device Role / Timing Role: R7F100GEG3CNP#HA0 serves as HMI and control MCU: CTSU2L scans 12 touch keys, 12-bit ADC reads thermistor, dual DAC drives PWM backlight, and UARTA communicates with HVAC actuator. Use Value: Integrated CTSU2L eliminates external touch controller IC; mutual capacitance mode rejects noise from AC mains and display EMI - achieving >99.5% touch recognition reliability at 1.8 V supply. |
| Programmable Logic Controller (PLC) I/O Module | Energy Monitoring Gateway |
|
Use Scenario: DIN-rail mounted digital input/output expansion module interfacing with 24 V industrial sensors and actuators. IC Role / Device Role / Timing Role: R7F100GEG3CNP#HA0 manages opto-isolated inputs, controlled-current drive outputs (6–8 pins), UARTA for Modbus RTU, and ELCL for hardware-debounced edge detection on fast-switching inputs. Use Value: Controlled-current drive ports deliver stable 10–20 mA sink current across 1.6–5.5 V VDD - enabling direct interface to 24 V sensors without level-shifting components or external drivers. |
Use Scenario: Residential electricity meter gateway aggregating data from CT clamp sensors and communicating via RS-485 to utility head-end systems. IC Role / Device Role / Timing Role: R7F100GEG3CNP#HA0 performs simultaneous 12-bit ADC sampling on 4 current/voltage channels, computes RMS/power values using MAC instructions, stores logs in data flash, and transmits via UARTA + RS-485 transceiver. Use Value: Hardware multiply-accumulate (MAC) unit executes 1024-point FFT-based power calculation in <1.2 ms - meeting IEC 62053-22 Class 0.5S accuracy requirements with minimal CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GEH3CNP#HA0 | Same 40-pin HWQFN package and 128 KB flash, but with 24 KB RAM and 256 KB code flash option (not applicable here); identical peripheral set and low-power features | Targeted at applications requiring larger RAM buffer for protocol stacks (e.g., MQTT over TLS) or extended data logging - not needed for basic sensor control | Select R7F100GEG3CNP#HA0 when 16 KB RAM suffices and BOM cost optimization is prioritized; R7F100GEH3CNP#HA0 only if future RAM scalability is required. |
| R7F100GFG3CNP#HA0 | Same 40-pin HWQFN package but with 96 KB code flash, 8 KB data flash, and 12 KB RAM; otherwise identical clocking, low-power modes, and peripheral configuration | Suitable for simpler firmware (e.g., single-sensor polling without OTA), where reduced flash/RAM lowers gate count and dynamic power - but lacks headroom for feature expansion | Choose R7F100GEG3CNP#HA0 for designs needing guaranteed 128 KB flash for bootloader + application + safety certification artifacts; R7F100GFG3CNP#HA0 only for cost-sensitive, static-function products. |
Compared with R7F100GEH3CNP#HA0 and R7F100GFG3CNP#HA0, the R7F100GEG3CNP#HA0 strikes optimal balance: sufficient 128 KB flash for certified firmware + bootloader, 16 KB RAM for real-time sensor buffering and stack depth, and identical ultra-low-power architecture - making it the default choice for industrial edge nodes requiring longevity, security, and field upgradeability.
Availability
R7F100GEG3CNP#HA0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart building controllers, PLC I/O modules, and energy monitoring gateways requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R7F100GEG3CNP#HA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RL78/G23 product line targets cost-sensitive, ultra-low-power embedded applications demanding robust peripheral integration, security, and long-term supply - particularly in industrial automation, home appliances, and sensor edge devices.
FAQ
What is the maximum operating frequency and corresponding instruction timing for the R7F100GEG3CNP#HA0?
The R7F100GEG3CNP#HA0 supports up to 32 MHz operation using the high-speed on-chip oscillator. At this frequency, the minimum instruction execution time is 0.03125 µs. The core also supports ultra-low-speed operation at 32.768 kHz (subsystem clock), where the minimum instruction time extends to 30.5 µs - enabling precise RTC timing and ultra-low-power background tasks without CPU wake-up.
Does the R7F100GEG3CNP#HA0 support hardware-accelerated capacitive touch sensing, and what configurations are available?
Yes, the R7F100GEG3CNP#HA0 integrates the CTSU2L (Capacitive Touch Sensing Unit Level 2) supporting both self-capacitance (up to 32 keys, single-pin per key) and mutual capacitance (up to 64 keys in 8×8 matrix) modes. It operates across the full VDD range of 1.8–5.5 V and includes hardware noise cancellation, automatic drift compensation, and dedicated scan sequencer - eliminating need for external touch controller ICs in industrial HMI designs.
How does the SNOOZE mode sequencer (SMS) in the R7F100GEG3CNP#HA0 reduce system power consumption?
The SNOOZE mode sequencer (SMS) in the R7F100GEG3CNP#HA0 executes up to 32 pre-programmed commands (e.g., ADC start, compare result, GPIO toggle) autonomously - without waking the CPU, flash memory, or RAM. This allows the device to remain in ultra-low-power STOP mode while performing periodic sensing and decision logic, reducing average current draw by >90% compared to CPU-driven polling in battery-powered applications.
What serial communication interfaces are available on the R7F100GEG3CNP#HA0, and how many channels does each support?
The R7F100GEG3CNP#HA0 provides UARTA (3–6 channels, LIN-bus compatible), IICA (4–10 channels), and SAU (3–8 CSI/SPI, 3–6 UART, 4–10 I2C). For this 40-pin variant, all interfaces are fully accessible via multiplexed pins (e.g., P10–P17 for UARTA/IICA, P50–P51/P60–P62 for SAU/IICA), with peripheral I/O redirection (PIOR) enabling flexible pin assignment without PCB redesign.
Is the R7F100GEG3CNP#HA0 qualified for industrial temperature operation, and what is its specified ambient range?
Yes, the R7F100GEG3CNP#HA0 is qualified for industrial applications (3C grade) with an operating ambient temperature range of -40 to +105°C. This rating is confirmed by the "C" in the part number suffix and aligns with Renesas' industrial qualification standards - ensuring reliable operation in harsh environments such as factory floors, outdoor metering, and motor control enclosures.
What flash memory security features does the R7F100GEG3CNP#HA0 provide to protect firmware intellectual property?
The R7F100GEG3CNP#HA0 includes two key flash security features: (1) Block erase/write prohibition, which locks specific code flash blocks against modification, and (2) Flash shield window, which restricts read access to designated memory regions during debug or normal operation. These features are configured via dedicated registers and do not require external secure elements - providing foundational IP protection for industrial firmware deployments.
R7F100GEG3CNP#HA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G23
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 9x10b, 8x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GEG3CNP#HA0 FAQ
1.How can I place an order for R7F100GEG3CNP#HA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GEG3CNP#HA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GEG3CNP#HA0 reliable?
The price and inventory of R7F100GEG3CNP#HA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GEG3CNP#HA0 is usually 5 days.
3.What payment methods are accepted for R7F100GEG3CNP#HA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GEG3CNP#HA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GEG3CNP#HA0?
R7F100GEG3CNP#HA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GEG3CNP#HA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GEG3CNP#HA0?
For technical support, including R7F100GEG3CNP#HA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GEG3CNP#HA0 requirements.
6.How does Aetrix verify that R7F100GEG3CNP#HA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GEG3CNP#HA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GEG3CNP#HA0 meets industry standards.
7.What is the process for return or replacement of R7F100GEG3CNP#HA0?
All R7F100GEG3CNP#HA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GEG3CNP#HA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GEG3CNP#HA0 part is unused and in its original packaging.
Return procedure for R7F100GEG3CNP#HA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GEG3CNP#HA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

