Renesas R7F100GGF2DNP#AA0
- Part No.:
- R7F100GGF2DNP#AA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R7F100GGF2DNP#AA0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 48WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GGF2DNP#AA0 from Renesas is a 48-pin HWQFN-packaged RL78/G23 16-bit microcontroller with 128 KB code flash, 8 KB data flash, and 16 KB RAM, operating from 1.6–5.5 V. It delivers ultra-low power consumption (41 µA/MHz active, 210 nA data retention), integrated capacitive touch sensing (CTSU2L), 16-bit TAU timers, RTC, and multiple serial interfaces including UARTA, IICA, and SAU for embedded control in battery-powered consumer devices.
For engineers reviewing the R7F100GGF2DNP#AA0 datasheet, R7F100GGF2DNP#AA0 pinout, R7F100GGF2DNP#AA0 application, or R7F100GGF2DNP#AA0 equivalent, key selection criteria include its 48-pin HWQFN-0.5 mm pitch package, -40 to +85°C consumer-grade temperature range, 128 KB flash/16 KB RAM memory configuration, CTSU2L capacitive sensing support, and SNOOZE mode sequencer for autonomous low-power sensor polling.
Technical Context
The RL78/G23 core implements a CISC architecture with 3-stage pipeline and configurable instruction timing-0.03125 µs at 32 MHz (high-speed on-chip oscillator) or 30.5 µs at 32.768 kHz (subsystem clock). It integrates a SNOOZE mode sequencer (SMS) supporting up to 32 sequential operations using 21 command types, enabling CPU-free periodic sensing without RAM/flash activation.
Peripheral integration includes a Logic and Event Link Controller (ELCL) for configurable signal routing between peripherals, a Data Transfer Controller (DTC) with chain transfer capability, and a capacitive sensing unit (CTSU2L) supporting both self-capacitance (up to 32 keys) and mutual capacitance (8×8 matrix, up to 64 keys) under 1.8–5.5 V operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and selectable high/ultra-low speed execution timing |
| Flash Memory | 128 KB code flash + 8 KB data flash with background operation (BGO) and 1M rewrite cycles |
| RAM | 16 KB on-chip RAM with 210-nA data retention current |
| Power Supply | Single 1.6–5.5 V supply; HALT/STOP/SNOOZE low-power modes supported |
| Operating Temperature | -40 to +85°C (consumer-grade, D-suffix) |
| Capacitive Sensing | CTSU2L unit supporting self-capacitance (32 keys) and mutual capacitance (64-key 8×8 matrix) |
| Timers & RTC | 16-bit Timer Array Unit (TAU) with 8–16 channels; 32-bit interval timer; dedicated RTC with alarm and correction |
Pinout & Package
Package: HWQFN-48, 7 × 7 mm, 0.50-mm pitch, exposed die pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10–P17 | Multi-function digital I/O with SAU/UARTA/IICA support | Primary serial interface pins: SCK00/SI00/SO00 (SPI), SI20/SO20/SCK20 (UARTA), SCLA0/SDAA0 (IICA) |
| P20–P25 | Analog input / CTSU / comparator / reference voltage | ANI0–ANI5 inputs; AVREFP/AVREFM references; IVREF0/IVREF1; CTSU electrode connections (TSCAP, TS00–TS05) |
| P30–P31 | RTC & buzzer control / touch sensing | P30: RTC1HZ output, TSCAP for CTSU, VCOUT0; P31: TS01, PCLBUZ0, TO03/TI03 |
| P50–P51 | Serial interface (SAU) / interrupt / CTSU | P50: SI11/SDA11, TS00, INTP1; P51: SO11, TS00, INTP2, CCD02 |
| P60–P62 | IICA bus / CTSU electrodes | P60: SCLA0; P61: SDAA0; P62: CCD06 - all serve dual role as I²C lines and CTSU sensing channels |
| RESET, REGC, VDD, VSS | Power & reset management | REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS support full 1.6–5.5 V range; RESET is active-low |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes up to 32 pre-programmed operations autonomously-enables sensor polling or ADC sampling without CPU wake-up or RAM access |
| Capacitive Touch Sensing (CTSU2L) | Supports both self- and mutual-capacitance topologies; operates across full 1.8–5.5 V VDD range; no external components required |
| Data Flash Background Operation (BGO) | Allows full program execution from code flash while rewriting data flash-enables seamless firmware parameter updates during runtime |
| Event Link Controller (ELCL) | Configurable hardware logic routing between peripherals (e.g., timer trigger → ADC start → DTC transfer), reducing CPU intervention |
| Ultra-Low Power Modes | STOP mode with 210 nA retention (4 KB RAM preserved); HALT mode with 41 µA/MHz active current; fast wakeup from STOP |
Applications
| Smart Home Remote Control | Portable Medical Monitor |
|---|---|
|
Use Scenario: Battery-powered infrared remote with capacitive touch buttons and LED feedback. IC Role / Device Role / Timing Role: Main system controller managing CTSU-based button detection, IR modulation via PCLBUZ0/PCLBUZ1, RTC for time-stamped events, and UARTA for firmware updates. Use Value: 210-nA STOP mode extends coin-cell battery life beyond 2 years; CTSU2L eliminates mechanical switches and PCB space for RC networks. |
Use Scenario: Wearable pulse oximeter with analog front-end, OLED display, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Signal acquisition controller interfacing with 12-bit ADC (ANI0–ANI5), driving display via SAU SPI, and managing BLE UARTA bridge. Use Value: 128 KB flash accommodates sensor calibration tables and BLE stack; BGO enables real-time parameter storage without interrupting measurements. |
| Industrial Sensor Node | Appliance Control Panel |
|
Use Scenario: Wireless temperature/humidity node with environmental sensors and sub-GHz RF transceiver. IC Role / Device Role / Timing Role: Low-power host MCU handling I²C sensor reads (via IICA), RF transceiver control (UARTA), and scheduled wake-ups using RTC + SMS. Use Value: SMS executes periodic sensor reads and RF transmit bursts autonomously-CPU remains in STOP mode >99% of time, minimizing average current draw. |
Use Scenario: Microwave oven or washing machine control panel with touch-sensitive UI and motor drivers. IC Role / Device Role / Timing Role: HMI controller managing 32-key CTSU overlay, driving buzzer (PCLBUZ0/1), controlling relay drivers via GPIO, and monitoring safety interlocks. Use Value: Integrated CTSU2L supports wet-finger operation and noise immunity per IEC 61000-4-3; 16 KB RAM buffers UI state and fault logs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GGL2DNP#AA0 | Same 48-pin HWQFN package, but 512 KB flash / 48 KB RAM; higher memory density and extended peripheral set | Targeted at feature-rich appliances requiring larger firmware, OTA updates, or complex UI rendering | Select when >128 KB flash or >16 KB RAM is required; pin-compatible but requires layout review for increased power delivery needs |
| R7F100GEF2DNP#AA0 | 40-pin HWQFN variant with identical 128 KB flash / 16 KB RAM, but fewer GPIOs and no CTSU2L support | Suitable for cost-optimized designs where capacitive touch is not needed and board space is constrained | Choose for simpler HMI or sensor-only roles; lacks TSxx pins and CTSU functionality-requires redesign if touch is mandatory |
Compared with R7F100GGF2DNP#AA0, R7F100GGL2DNP#AA0 offers scalable memory headroom for future firmware growth, while R7F100GEF2DNP#AA0 trades pin count and CTSU capability for lower BOM cost and smaller footprint-neither is drop-in compatible without validation of power, thermal, and signal integrity margins.
Availability
R7F100GGF2DNP#AA0 is available at Aetrix Electronics and suitable for smart home remotes, portable medical monitors, industrial sensor nodes, appliance control panels, and battery-powered HMI applications requiring stable component supply and long-term manufacturability.
Supply support for R7F100GGF2DNP#AA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G23 product line is designed for ultra-low-power embedded control in consumer and industrial applications-emphasizing energy efficiency, integrated human-machine interface (HMI) features like CTSU2L, and simplified system design through hardware accelerators such as SMS and ELCL.
FAQ
What is the maximum operating frequency and corresponding supply voltage range for R7F100GGF2DNP#AA0?
R7F100GGF2DNP#AA0 supports up to 32 MHz operation using the high-speed on-chip oscillator, with guaranteed functionality across its full 1.6–5.5 V VDD range. The ±1.0% oscillator accuracy is specified for VDD = 1.8–5.5 V and TA = -20 to +85°C-no external crystal is required for timing-critical applications within this envelope.
Does R7F100GGF2DNP#AA0 support capacitive touch sensing, and what configurations are available?
Yes, R7F100GGF2DNP#AA0 integrates the CTSU2L capacitive sensing unit supporting both self-capacitance (up to 32 independent keys using single-pin electrodes) and mutual capacitance (up to 64 keys in an 8×8 matrix). It operates over the full 1.8–5.5 V VDD range and requires no external components-electrodes connect directly to TSxx pins (e.g., TS00–TS05, TSCAP).
What low-power modes are available on R7F100GGF2DNP#AA0, and what is the lowest achievable current draw?
R7F100GGF2DNP#AA0 offers HALT, STOP, and SNOOZE modes. In STOP mode with 4 KB of RAM retained, it achieves 210 nA typical current draw. Active-mode current is 41 µA/MHz at 32 MHz. The SNOOZE mode sequencer enables autonomous peripheral operation-including CTSU scans and ADC conversions-without CPU, flash, or RAM activation, further reducing system-level power.
Can R7F100GGF2DNP#AA0 perform background data flash writes while executing code from main flash memory?
Yes, R7F100GGF2DNP#AA0 supports Background Operation (BGO) for its 8 KB data flash memory. This allows the CPU to execute instructions from code flash while simultaneously erasing or programming data flash sectors-enabling real-time logging, parameter updates, or firmware patching without halting application execution.
What serial communication interfaces are integrated into R7F100GGF2DNP#AA0, and how many instances does each support?
R7F100GGF2DNP#AA0 integrates UARTA (3 channels), IICA (4 channels), and SAU (3 to 6 channels supporting SPI, UART, and I²C). Specifically, it provides three UARTA modules (supporting LIN-bus), four IICA masters/slaves, and six SAU channels configurable as CSI (SPI), UART, or simplified I²C-enabling concurrent communication with displays, sensors, and wireless modules.
R7F100GGF2DNP#AA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b/12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GGF2DNP#AA0 FAQ
1.How can I place an order for R7F100GGF2DNP#AA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GGF2DNP#AA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GGF2DNP#AA0 reliable?
The price and inventory of R7F100GGF2DNP#AA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GGF2DNP#AA0 is usually 5 days.
3.What payment methods are accepted for R7F100GGF2DNP#AA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GGF2DNP#AA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GGF2DNP#AA0?
R7F100GGF2DNP#AA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GGF2DNP#AA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GGF2DNP#AA0?
For technical support, including R7F100GGF2DNP#AA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GGF2DNP#AA0 requirements.
6.How does Aetrix verify that R7F100GGF2DNP#AA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GGF2DNP#AA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GGF2DNP#AA0 meets industry standards.
7.What is the process for return or replacement of R7F100GGF2DNP#AA0?
All R7F100GGF2DNP#AA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GGF2DNP#AA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GGF2DNP#AA0 part is unused and in its original packaging.
Return procedure for R7F100GGF2DNP#AA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GGF2DNP#AA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

