Renesas R7F100GGF3CNP#AA0
- Part No.:
- R7F100GGF3CNP#AA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R7F100GGF3CNP#AA0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 48WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GGF3CNP#AA0 from Renesas is an RL78/G23 48-pin HWQFN microcontroller with 128 KB code flash, 8 KB data flash, and 16 KB RAM, operating from 1.6–5.5 V. It delivers ultra-low power consumption (41 µA/MHz active, 210 nA data retention), integrated capacitive touch sensing (CTSU2L), 16-bit TAU timers, RTC, and dual UART/I²C/SPI interfaces - deployed in industrial human-machine interface modules requiring robust low-power operation.
For engineers reviewing the R7F100GGF3CNP#AA0 datasheet, R7F100GGF3CNP#AA0 pinout, R7F100GGF3CNP#AA0 application, or R7F100GGF3CNP#AA0 equivalent, key selection criteria include its 48-pin HWQFN-0.5mm package, -40°C to +105°C industrial temperature grade, CTSU2L capacitive sensing support, SNOOZE mode sequencer for autonomous low-power event handling, and hardware-based ELCL logic linking peripheral events without CPU intervention.
Technical Context
The R7F100GGF3CNP#AA0 implements the RL78 CPU core with a 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode). Its on-chip oscillators include selectable high-speed (1–32 MHz ±1.0%), middle-speed (1–4 MHz), and low-speed (32.768 kHz) sources, enabling precise clock domain partitioning across system peripherals.
Power management includes HALT, STOP, and SNOOZE modes - the latter driven by a dedicated sequencer executing up to 32 configurable commands (e.g., ADC sampling, comparison, register write) without waking the CPU or accessing flash/RAM. Peripheral event routing is handled by the ELCL, which supports combinational logic and flip-flop operations between 21 configurable event sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 CISC with 3-stage pipeline, 1 MB address space, multiply/divide/accumulate instructions |
| Operating Voltage | 1.6–5.5 V - enables direct interfacing with 1.8 V, 2.5 V, and 3.3 V I/O domains |
| Flash Memory | 128 KB code flash + 8 KB data flash - supports background operation (BGO) and 1M rewrite cycles |
| RAM | 16 KB on-chip RAM with 210 nA data retention current - preserves state during extended STOP mode |
| Timers | 16-bit TAU: 8 channels; 32-bit interval timer: 1×32-bit, 2×16-bit, 4×8-bit modes; RTC with alarm and correction |
| Analog Peripherals | 10-bit ADC: 26 channels, internal 1.48 V reference & temp sensor; 8-bit DAC: 2 channels, 0–VDD output |
| Capacitive Sensing | CTSU2L unit supporting self-capacitance (up to 32 keys) and mutual-capacitance (8×8 matrix, 64 keys) |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.50-mm pitch) with exposed die pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10–P17 | Serial interface I/O (SCK00/SI00/SO00, SCK20/SI20/SO20, etc.) | Configurable SPI/I²C/UART pins with peripheral I/O redirection (PIOR) support |
| P20–P25 | Analog input / CTSU / comparator inputs | Supports 10-bit ADC (ANI0–ANI5), AVREFP/AVREFM, IVREF0/IVREF1, and CTSU electrode connections |
| P30–P31 | RTC & touch control | P30 provides RTC1HZ output and TSCAP for capacitive sensing; P31 supports TS01 and PCLBUZ0 buzzer drive |
| P50–P51 | SAU channel 1 I/O | SI11/SDA11 and SO11 for serial array unit communication with interrupt capability (INTP1/INTP2) |
| P60–P62 | I²C master/slave & CTSU electrodes | SCLA0/SDAA0 for I²C; CCD04/CCD05/CCD06 for capacitive sensing channel inputs |
| P120–P122, P124 | Crystal oscillator & clock inputs | X1/XT1, X2/XT2, EXCLKS for external crystal or clock source connection with frequency stability |
| RESET, REGC, VDD, VSS | Power & reset control | Active-low RESET with internal POR; REGC requires 0.47–1 µF capacitor to VSS for LDO stability |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes up to 32 preconfigured commands (ADC read, compare, register write) autonomously - eliminates CPU wakeups for periodic sensor polling |
| Event Link Controller (ELCL) | Hardware logic engine routing 21 event sources with AND/OR/flip-flop operations - enables real-time peripheral coordination without software overhead |
| Capacitive Touch Sensing Unit (CTSU2L) | Self- and mutual-capacitance modes with built-in noise rejection - supports up to 64-key touchpad with no external components |
| Background Operation (BGO) | Data flash rewriting while executing code from program memory - enables seamless firmware updates and parameter logging |
| Ultra-Low-Power STOP Mode | 210 nA data retention at 4 KB RAM - maintains full context with sub-µA quiescent current for battery-powered applications |
Applications
| Industrial HMI Panels | Smart Thermostats |
|---|---|
Use Scenario: Wall-mounted control panels with touch sliders, LED indicators, and RS-485 connectivity in factory environments. IC Role / Device Role / Timing Role: Main controller managing capacitive touch input, local display driving via GPIO/SAU, and UART-to-RS485 bridge timing. Use Value: CTSU2L enables reliable touch detection under EMI-heavy conditions; SNOOZE mode reduces average current to <1 µA during idle periods. | Use Scenario: Battery-powered HVAC controllers with ambient temperature/humidity sensing and wireless update capability. IC Role / Device Role / Timing Role: System-on-chip managing 10-bit ADC readings, RTC-based scheduling, and low-power BLE UART gateway timing. Use Value: 210 nA STOP mode extends CR2032 battery life beyond 5 years; BGO allows OTA parameter updates without interrupting sensor logging. |
| Programmable Logic Controllers (PLC) I/O Modules | Industrial Motor Control Interfaces |
Use Scenario: DIN-rail mounted digital I/O expansion modules with opto-isolated inputs and relay drivers. IC Role / Device Role / Timing Role: Peripheral coordinator using ELCL to trigger ADC sampling upon digital input edge, then route result to UART for master PLC. Use Value: ELCL eliminates CPU polling latency - achieves deterministic <1 µs response from input change to UART transmission start. | Use Scenario: Brushless DC motor driver boards requiring Hall-effect feedback, PWM generation, and fault reporting. IC Role / Device Role / Timing Role: Real-time supervisor monitoring overcurrent (via ADC), temperature (via internal sensor), and commutation timing (via TAU capture). Use Value: Integrated 16-bit TAU with dead-time insertion and 32-bit interval timer enable precise 6-step commutation at 20 kHz with <50 ns jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GGL3CNP#AA0 | 512 KB code flash, 48 KB RAM, same 48-pin HWQFN package and peripheral set | Targeted for feature-rich industrial gateways requiring larger firmware and buffer space | Select when firmware size exceeds 128 KB or >16 KB RAM is needed for protocol stacks |
| R7F100GGH3CNP#AA0 | 192 KB code flash, 20 KB RAM, identical package and temperature grade | Optimized for mid-tier HMI with enhanced analog front-end and longer RTC battery backup | Choose for balanced cost/performance where 128 KB flash is insufficient but 512 KB is excessive |
Compared with R7F100GGF3CNP#AA0, R7F100GGL3CNP#AA0 offers 4× more flash and 3× more RAM for complex protocol stacks, while R7F100GGH3CNP#AA0 adds 4 KB RAM and 64 KB flash - both retain identical pinout, SNOOZE sequencer, CTSU2L, and ELCL functionality for drop-in migration within the RL78/G23 family.
Availability
R7F100GGF3CNP#AA0 is available at Aetrix Electronics and suitable for industrial HMI panels, smart thermostats, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R7F100GGF3CNP#AA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RL78/G23 product line delivers true low-power performance for resource-constrained industrial controls, featuring integrated capacitive touch, autonomous peripheral sequencing, and robust mixed-signal peripherals - designed specifically for battery-operated and energy-harvesting applications.
FAQ
What is the maximum operating frequency and voltage range supported by the R7F100GGF3CNP#AA0?
The R7F100GGF3CNP#AA0 operates at up to 32 MHz using its high-speed on-chip oscillator with ±1.0% accuracy across 1.8–5.5 V, and supports a full 1.6–5.5 V supply range. At 32 MHz, minimum instruction execution time is 0.03125 µs; at 32.768 kHz, it extends to 30.5 µs for ultra-low-power operation. The device maintains full functionality across its entire voltage and temperature range (-40°C to +105°C).
Does the R7F100GGF3CNP#AA0 support capacitive touch sensing, and how many keys can it handle?
Yes, the R7F100GGF3CNP#AA0 integrates the CTSU2L capacitive sensing unit supporting both self-capacitance (up to 32 independent keys) and mutual-capacitance (8×8 matrix, up to 64 keys). It operates under VDD = 1.8–5.5 V, includes built-in noise cancellation, and requires no external components - enabling robust touch interfaces in industrial environments with EMI exposure.
What low-power modes are available on the R7F100GGF3CNP#AA0, and what is the lowest current draw?
The R7F100GGF3CNP#AA0 supports HALT, STOP, and SNOOZE modes. In STOP mode with 4 KB of RAM retained, it draws just 210 nA - verified at VDD = 3.0 V and TA = 25°C. SNOOZE mode enables autonomous peripheral operation (e.g., ADC sampling, comparisons) without CPU, flash, or RAM activation, achieving sub-µA average current in sensor-monitoring applications.
Can the R7F100GGF3CNP#AA0 perform background data flash writes while executing application code?
Yes, the R7F100GGF3CNP#AA0 supports Background Operation (BGO) for its 8 KB data flash memory. This allows the CPU to execute instructions from code flash while simultaneously rewriting data flash - essential for reliable firmware updates, parameter logging, and over-the-air configuration changes without system interruption or data loss.
What communication interfaces are integrated into the R7F100GGF3CNP#AA0, and how many instances does each support?
The R7F100GGF3CNP#AA0 integrates multiple serial interfaces: up to 10 I²C/Simplified I²C channels, 6 UART/UARTA (including LIN support), and 8 Simplified SPI (CSI) channels. All are implemented in the Serial Array Unit (SAU) and Serial Interface (SCI) modules, with flexible pin mapping via PIOR registers - enabling concurrent use of I²C for sensor buses, UART for diagnostics, and SPI for display or memory expansion.
R7F100GGF3CNP#AA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 10x8/10b/12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GGF3CNP#AA0 FAQ
1.How can I place an order for R7F100GGF3CNP#AA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GGF3CNP#AA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GGF3CNP#AA0 reliable?
The price and inventory of R7F100GGF3CNP#AA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GGF3CNP#AA0 is usually 5 days.
3.What payment methods are accepted for R7F100GGF3CNP#AA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GGF3CNP#AA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GGF3CNP#AA0?
R7F100GGF3CNP#AA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GGF3CNP#AA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GGF3CNP#AA0?
For technical support, including R7F100GGF3CNP#AA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GGF3CNP#AA0 requirements.
6.How does Aetrix verify that R7F100GGF3CNP#AA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GGF3CNP#AA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GGF3CNP#AA0 meets industry standards.
7.What is the process for return or replacement of R7F100GGF3CNP#AA0?
All R7F100GGF3CNP#AA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GGF3CNP#AA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GGF3CNP#AA0 part is unused and in its original packaging.
Return procedure for R7F100GGF3CNP#AA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GGF3CNP#AA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

