Renesas R7F100GPG3CFB#BA0
- Part No.:
- R7F100GPG3CFB#BA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R7F100GPG3CFB#BA0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:717
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GPG3CFB#BA0 from Renesas is a 100-pin LFQFP, industrial-grade RL78/G23 16-bit microcontroller with 192 KB code flash, 8 KB data flash, and 20 KB RAM. It delivers ultra-low power operation (41 µA/MHz active, 210 nA data retention), integrated capacitive touch sensing (CTSU2L), 12-bit ADC (26 channels), dual DAC, RTC, and multiple serial interfaces including UARTA, IICA, and SAU - deployed in battery-powered industrial HMI and sensor node applications.
For engineers reviewing the R7F100GPG3CFB#BA0 datasheet, R7F100GPG3CFB#BA0 pinout, R7F100GPG3CFB#BA0 application, or R7F100GPG3CFB#BA0 equivalent, key selection criteria include its 100-pin LFQFP-0.5 mm package, -40°C to +105°C operating range, CTSU2L support for up to 64 keys, and SNOOZE mode sequencer enabling CPU-free low-power periodic sensing.
Technical Context
The R7F100GPG3CFB#BA0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). Its SNOOZE mode sequencer executes up to 32 configurable commands-including ADC sampling, comparison, and conditional branching-without CPU, RAM, or flash activation.
Peripheral integration includes Logic and Event Link Controller (ELCL) for hardware-triggered signal routing between peripherals, Data Transfer Controller (DTC) with chain transfer, and background operation (BGO) for concurrent code execution during data flash rewriting. The device uses a single 1.6–5.5 V supply with POR and dual voltage detectors (LVD0/LVD1).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/accumulate instructions |
| Flash Memory | 192 KB code flash + 8 KB data flash; supports self-programming with boot swapping and flash shield window |
| RAM | 20 KB on-chip RAM with 210-nA data retention current |
| Power Supply | Single 1.6–5.5 V supply; HALT/STOP/SNOOZE low-power modes enabled |
| ADC | 12-bit resolution, 26 analog input channels, internal 1.48 V reference and temperature sensor |
| Capacitive Sensing | CTSU2L unit supporting 32-key self-capacitance or 64-key mutual-capacitance matrix |
| Timers | 16-bit TAU (16 channels), 32-bit interval timer, RTC with alarm/correction, and watchdog timer |
| Serial Interfaces | UARTA (6 channels), IICA (10 channels), SAU (8 CSI/SPI, 6 UART, 4 I2C), REMC (1 channel) |
Pinout & Package
Package: 100-pin LFQFP (14 × 14 mm, 0.50-mm pitch), industrial temperature grade (-40°C to +105°C), tray packaging (#BA0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | Analog input / UARTA TX/RX | Support ADC channel ANI16/ANI17 and TxD1/RxD1 with TS26/TS27 touch sensing capability |
| P10–P17 | SAU/IICA/UARTA interface pins | Configurable as SCK00/SI00/SO00 (SPI), SDA00/SCLA0 (I2C), or TxD0/RxD0 (UART); include tool interface (TOOLRxD/TOOLTxD) |
| P20–P26 | Analog input / CTSU2L / comparator | Provide 7-channel ADC (ANI0–ANI6), AVREFP/AVREFM references, IVREF0/IVREF1, and CTSU2L electrode inputs (TSCAP, TS00–TS05) |
| P30–P31 | RTC / buzzer / touch sensing | P30 provides RTC1HZ output, TSCAP for capacitive sensing, and VCOUT0; P31 supports TI03/TO03 timers and PCLBUZ0 |
| P60–P62 | IICA interface / CTSU2L | P60/P61 serve as SCLA0/SDAA0; P62 is dedicated CCD06 electrode for mutual-capacitance touch |
| P70–P73 | REMC / touch sensing / SAU | Support remote control signal reception (RIN0), TS02–TS05 touch inputs, and SAU channels (RxDA0/TxDA0, SCK21/SCL21) |
| RESET, REGC, VDD, VSS | Power & reset management | RESET accepts external reset pulse; REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS support full 1.6–5.5 V operation |
| X1/X2, EXCLKS | System clock inputs | Support crystal (XT1/XT2), external clock (EXCLK), or sub-system clock (EXCLKS) at 32.768 kHz or higher |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes up to 32 preconfigured operations (ADC sampling, compare, branch) without CPU wake-up, reducing average system power |
| Capacitive Touch Unit (CTSU2L) | Enables robust self- or mutual-capacitance touch detection with built-in noise cancellation and auto-calibration |
| Data Flash Background Operation | Permits full program execution from code flash while rewriting data flash (1M-cycle endurance, BGO supported) |
| Event Link Controller (ELCL) | Hardware-routed event signals between peripherals eliminate CPU polling and reduce latency for time-critical responses |
| Dual Voltage Detectors (LVD0/LVD1) | Provides two independent voltage monitoring thresholds for safe brown-out detection and graceful shutdown sequencing |
| Controlled Current Drive Ports | 6–8 pins support programmable drive strength (2–12 mA) for direct LED or relay driving without external drivers |
Applications
| Industrial HMI Panel | Battery-Powered Sensor Node |
|---|---|
Use Scenario: 100-pin MCU controls multi-layer capacitive touch overlay, LCD backlight, and local data logging in factory-floor operator terminals. IC Role / Device Role / Timing Role: R7F100GPG3CFB#BA0 serves as main controller with CTSU2L managing 48-key matrix, RTC timestamping sensor logs, and UARTA communicating with PLC. Use Value: SNOOZE mode reduces average current to <1 µA during idle touch-scan intervals; 192 KB flash accommodates GUI firmware and secure OTA update partition. | Use Scenario: Compact environmental monitor measuring temperature, humidity, and air quality using analog and digital sensors in remote locations. IC Role / Device Role / Timing Role: R7F100GPG3CFB#BA0 performs ADC acquisition, data fusion, low-power BLE gateway handoff via UARTA, and RTC-based wakeup scheduling. Use Value: 210-nA RAM retention preserves calibration and state across 5-year battery life; integrated LVD ensures reliable shutdown before battery depletion. |
| Smart Appliance Control Board | Energy Metering Interface Module |
Use Scenario: MCU manages motor control timing, user interface feedback, and safety interlocks in commercial kitchen equipment. IC Role / Device Role / Timing Role: R7F100GPG3CFB#BA0 executes PWM-driven fan control via TAU, reads front-panel touch keys, and triggers fault interrupts via ELCL-linked overtemperature signals. Use Value: Controlled current drive ports directly sink 12 mA for status LEDs; dual LVDs enable tiered response (warning at 2.7 V, shutdown at 2.1 V). | Use Scenario: Interface module acquires pulse outputs from mechanical meters and transmits consumption data via RS-485 to central gateway. IC Role / Device Role / Timing Role: R7F100GPG3CFB#BA0 conditions meter pulses using comparator inputs, timestamps events with RTC, and formats packets for UARTA-to-RS485 transceiver. Use Value: Hardware DTC offloads burst pulse counting from CPU; 12-bit ADC measures auxiliary supply voltage for metrology accuracy compensation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GPL3CFB#BA0 | Same 100-pin LFQFP package and -40°C to +105°C rating, but with 128 KB code flash and 16 KB RAM | Lower memory configuration suits simpler control tasks without GUI or extensive data logging | Select when firmware size <128 KB and RAM usage <16 KB; retains identical peripheral set and pinout |
| R7F100GPJ3CFB#BA0 | Same package and temperature grade, with 256 KB code flash and 24 KB RAM; adds one extra UARTA channel | Higher memory and serial capacity supports protocol bridging (e.g., Modbus RTU to MQTT) in edge gateways | Choose for future-proofing or applications requiring >192 KB firmware image or additional UARTA endpoint |
Compared with R7F100GPL3CFB#BA0, the R7F100GPG3CFB#BA0 offers 64 KB more flash and 4 KB more RAM for complex HMI or sensor fusion; versus R7F100GPJ3CFB#BA0, it trades 64 KB flash and 4 KB RAM for cost-sensitive deployments where full memory headroom isn't required.
Availability
R7F100GPG3CFB#BA0 is available at Aetrix Electronics and suitable for industrial HMI panels, battery-powered sensor nodes, smart appliance controllers, and energy metering interface modules requiring stable component supply across extended product lifecycles.
Supply support for R7F100GPG3CFB#BA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G23 product line targets ultra-low-power embedded control applications demanding high integration, long battery life, and robust touch/HMI capabilities - optimized for cost-sensitive industrial and consumer devices.
FAQ
What is the maximum operating frequency and corresponding instruction cycle time for the R7F100GPG3CFB#BA0?
The R7F100GPG3CFB#BA0 supports a maximum CPU operating frequency of 32 MHz using the high-speed on-chip oscillator. At this speed, the minimum instruction execution time is 0.03125 µs. The device also supports ultra-low-speed operation at 32.768 kHz (30.5 µs per instruction) for RTC and standby functions. Both modes are selectable via system clock configuration registers.
Does the R7F100GPG3CFB#BA0 support hardware-accelerated capacitive touch sensing, and what configurations are available?
Yes, the R7F100GPG3CFB#BA0 integrates the CTSU2L capacitive sensing unit supporting both self-capacitance (up to 32 keys on single pins) and mutual-capacitance (up to 64 keys in 8×8 matrix) configurations. It operates across the full 1.8–5.5 V supply range and includes built-in noise cancellation, auto-calibration, and touch-detection interrupt generation - all without CPU intervention.
Can the R7F100GPG3CFB#BA0 perform data flash writes while executing code from main flash memory?
Yes, the R7F100GPG3CFB#BA0 supports Background Operation (BGO) for data flash. Instructions can be executed from code flash memory while simultaneously rewriting data flash memory. This enables seamless firmware parameter updates or data logging without halting real-time application execution - critical for uninterrupted industrial control loops.
What are the key low-power modes supported by the R7F100GPG3CFB#BA0, and what is the lowest achievable current draw?
The R7F100GPG3CFB#BA0 supports HALT, STOP, and SNOOZE modes. In STOP mode, current drops to 210 nA with 4 KB RAM retention. SNOOZE mode enables peripheral-initiated processing (e.g., ADC sampling, comparison) without CPU wake-up, achieving sub-µA average current in duty-cycled sensor applications. Active-mode current is 41 µA/MHz at 32 MHz.
Is the R7F100GPG3CFB#BA0 pin-compatible with other RL78/G23 variants in the same 100-pin LFQFP package?
Yes, all RL78/G23 devices in the 100-pin LFQFP package (e.g., R7F100GPJ3CFB#BA0, R7F100GPL3CFB#BA0) share identical pinouts and electrical characteristics. Memory size, peripheral enablement, and some feature flags differ by part number, but PCB layout, power delivery, and signal routing remain fully compatible across the 100-pin family.
R7F100GPG3CFB#BA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 88
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GPG3CFB#BA0 FAQ
1.How can I place an order for R7F100GPG3CFB#BA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GPG3CFB#BA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GPG3CFB#BA0 reliable?
The price and inventory of R7F100GPG3CFB#BA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GPG3CFB#BA0 is usually 5 days.
3.What payment methods are accepted for R7F100GPG3CFB#BA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GPG3CFB#BA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GPG3CFB#BA0?
R7F100GPG3CFB#BA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GPG3CFB#BA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GPG3CFB#BA0?
For technical support, including R7F100GPG3CFB#BA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GPG3CFB#BA0 requirements.
6.How does Aetrix verify that R7F100GPG3CFB#BA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GPG3CFB#BA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GPG3CFB#BA0 meets industry standards.
7.What is the process for return or replacement of R7F100GPG3CFB#BA0?
All R7F100GPG3CFB#BA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GPG3CFB#BA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GPG3CFB#BA0 part is unused and in its original packaging.
Return procedure for R7F100GPG3CFB#BA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GPG3CFB#BA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

