Renesas R7F100GSK2DFB#BA0
- Part No.:
- R7F100GSK2DFB#BA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 128-LQFP
- Datasheet:
-
R7F100GSK2DFB#BA0.pdf
- Description:
- IC MCU 16BIT 384KB FLASH 128LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:576
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F100GSK2DFB#BA0 from Renesas is an RL78/G23 128-pin, 5.5-V, ultra-low-power 16-bit MCU with 256 KB code flash, 8 KB data flash, and 24 KB RAM, featuring capacitive touch sensing, 16-bit timers, 12-bit ADC, and dual DACs - deployed in industrial HMI control panels requiring extended battery life and robust noise immunity.
For engineers reviewing the R7F100GSK2DFB#BA0 datasheet, R7F100GSK2DFB#BA0 pinout, R7F100GSK2DFB#BA0 application, or R7F100GSK2DFB#BA0 equivalent, key selection criteria include STOP-mode wakeup time (≤3.5 µs), CTSU2L self/mutual capacitance support (up to 64 keys), and integrated SNOOZE mode sequencer for autonomous sensor polling without CPU wake-up.
Technical Context
The R7F100GSK2DFB#BA0 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and integrates a dedicated SNOOZE mode sequencer (SMS) capable of executing 32 sequential commands across 21 instruction types - enabling low-power background processing of capacitive touch or timer events.
It features a Logic and Event Link Controller (ELCL) that routes signals between peripherals without CPU intervention, plus a Data Transfer Controller (DTC) supporting chain transfer and block/normal/repeat modes triggered by 128 interrupt sources - reducing firmware overhead in real-time sensor acquisition and communication stacks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline; enables deterministic timing for real-time control loops |
| Operating Voltage | 1.6–5.5 V; supports direct connection to Li-ion, 3.3-V, and 5-V rails without external regulators |
| Power Modes | HALT (0.23 µA), STOP (0.34 µA), SNOOZE (1.2 µA); enables multi-year battery operation in sensor nodes |
| Memory | 256 KB code flash (2-KB blocks), 8 KB data flash (1M write cycles), 24 KB RAM; supports secure boot and background rewriting |
| ADC | 12-bit resolution, 26-channel input, internal 1.48-V reference and temperature sensor; eliminates need for external references in thermal monitoring |
| DAC | 2 × 8-bit channels, 0–VDD output range, realtime update; suitable for analog actuator control and calibration offsets |
| Capacitive Sensing | CTSU2L unit supporting self-capacitance (32 keys) and mutual-capacitance (8×8 matrix); immune to moisture and ESD per IEC 61000-4-2 Level 4 |
| Timers | 16 × 16-bit TAU channels, 1 × 32-bit interval timer, 1 × RTC (alarm/correction), 1 × WDT; enables precise motor commutation and calendar-aware scheduling |
Pinout & Package
Package: LFQFP-128 (14 × 20 mm, 0.50-mm pitch), industrial-grade (−40°C to +105°C), lead-free and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / P122 | XT1 / XT2 crystal inputs | Supports 32.768-kHz RTC crystal and up to 20-MHz main oscillator; enables high-accuracy timekeeping and fast system startup |
| P30 / P31 | TSCAP / TS01 | Capacitive touch sense pins with built-in charge/discharge circuitry; enable single-wire self-capacitance or differential mutual-capacitance measurement |
| P60 / P61 | SCLA0 / SDAA0 | I²C bus interface pins with slew-rate control and noise filtering; compatible with standard 100/400-kHz I²C and SMBus protocols |
| P10–P17 | SAU0–SAU1 serial channels | Configurable as UART, simplified SPI, or I²C; supports LIN-bus physical layer via UARTA with automatic sync-break detection |
| P147 / P120 | IVCMP0 / IVCMP1 | Comparator inputs with selectable internal/external reference; used for overvoltage protection and analog threshold detection without ADC overhead |
| VDD / VSS | Power supply pins | Dual power domains: VDD (1.6–5.5 V) powers digital/analog circuits; REGC capacitor stabilizes internal regulator for consistent low-power operation |
Key Features
| Feature | Design Value |
|---|---|
| True low-power architecture | 210-nA data retention current for full 24 KB RAM; preserves state during multi-week deep-sleep intervals |
| SNOOZE mode sequencer (SMS) | Executes 32-step sequences autonomously - e.g., sample ADC → compare → trigger GPIO - without waking CPU or flash |
| Capacitive Touch Sensing Unit (CTSU2L) | Self-capacitance: 32 keys on single pins; mutual-capacitance: 64-key 8×8 matrix with automatic baseline tracking and noise rejection |
| Data Flash Background Operation (BGO) | Run application code from flash while rewriting 8 KB data flash - enables seamless field firmware updates and logging |
| Peripheral I/O Redirection (PIOR) | Reassign up to 128 peripheral functions to alternate pins at runtime - simplifies PCB layout and enables pin multiplexing flexibility |
| ELCL event routing | Hardware logic links 128+ peripheral events (e.g., ADC end-of-conversion → DMA trigger → UART TX start) without software intervention |
Applications
| Industrial HMI Panel | Smart Sensor Node |
|---|---|
Use Scenario: 128-pin MCU controls resistive/capacitive touchscreen, LED backlight, and CAN/UART gateways in factory-floor operator terminals. IC Role / Device Role / Timing Role: Central controller managing touch response (<50-ms latency), real-time clock synchronization, and watchdog-monitored communications. Use Value: CTSU2L handles 64-key mutual-capacitance matrix with <±2% sensitivity drift over −40°C to +105°C; STOP-mode wakeup in ≤3.5 µs ensures responsive UI under intermittent power. | Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and CO₂ using analog sensors and digital I²C peripherals. IC Role / Device Role / Timing Role: Low-power sensor aggregator performing periodic ADC sampling, local data fusion, and scheduled BLE/CAN transmission bursts. Use Value: SNOOZE mode sequencer executes ADC→compare→store loop autonomously; 210-nA RAM retention extends 2-AA battery life to >5 years with 1-min sampling interval. |
| Programmable Logic Controller (PLC) I/O Module | Appliance Motor Control Board |
Use Scenario: DIN-rail mounted I/O expansion module with 16 digital inputs, 8 relay outputs, and isolated RS-485 interface. IC Role / Device Role / Timing Role: Real-time I/O scheduler coordinating input debouncing, output latching, and Modbus RTU framing with deterministic jitter <1 µs. Use Value: DTC handles 16-channel GPIO scan and UART TX/RX buffering in background; ELCL links timer overflow to GPIO toggle for precise PWM generation. | Use Scenario: Washing machine main board controlling BLDC motor, water valves, temperature sensors, and user interface LEDs. IC Role / Device Role / Timing Role: Safety-certified motor controller executing FOC algorithms, fault monitoring (overcurrent/overtemp), and capacitive keypad scanning. Use Value: Dual 8-bit DACs generate precise analog references for current-sense amplifiers; 12-bit ADC with internal temp sensor enables closed-loop thermal derating without external ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F100GSL2DFB#BA0 | Same package and pinout; 192 KB code flash, 20 KB RAM, identical peripherals and low-power features | Lower memory footprint suits simpler HMI or sensor edge nodes with reduced firmware complexity | Select when application firmware fits within 192 KB and requires identical timing/power behavior |
| R7F100GMJ3CFB#AA0 | 80-pin LFQFP, 256 KB flash, 24 KB RAM; lacks CTSU2L and 26-channel ADC (max 20 channels) | Targeted at space-constrained motor control or gateway designs where capacitive touch is not required | Choose for compact layouts needing fewer I/Os and no touch interface, but same core performance and flash size |
Compared with R7F100GSL2DFB#BA0 and R7F100GMJ3CFB#AA0, the R7F100GSK2DFB#BA0 uniquely delivers full 128-pin I/O count, 26-channel 12-bit ADC, and CTSU2L capacitive sensing in a single industrial-temp package - making it optimal for feature-rich HMI and sensor-fusion applications where pin density and analog integration are critical.
Availability
R7F100GSK2DFB#BA0 is available at Aetrix Electronics and suitable for industrial HMI panels, smart sensor nodes, PLC I/O modules, and appliance motor control boards requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R7F100GSK2DFB#BA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G23 product line delivers true ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained industrial and consumer devices requiring high integration and functional safety readiness.
FAQ
What is the maximum operating frequency and corresponding instruction cycle time for the R7F100GSK2DFB#BA0?
The R7F100GSK2DFB#BA0 supports up to 32 MHz operation using the high-speed on-chip oscillator, achieving a minimum instruction execution time of 0.03125 µs. This timing is confirmed in the RL78/G23 datasheet Rev.1.40 Section 1.1, and applies directly to the R7F100GSK2DFB#BA0 variant with its 256 KB flash configuration and 128-pin LFQFP package.
Does the R7F100GSK2DFB#BA0 support hardware-based capacitive touch sensing, and what configurations are available?
Yes, the R7F100GSK2DFB#BA0 integrates the CTSU2L capacitive sensing unit supporting both self-capacitance (up to 32 keys on individual pins) and mutual-capacitance (up to 64 keys in 8×8 matrix). It operates across the full 1.8–5.5 V supply range and includes automatic noise cancellation - all confirmed for the R7F100GSK2DFB#BA0 in Section 1.1 and Table 1-2 of the official datasheet.
What are the power consumption figures for STOP mode and data retention on the R7F100GSK2DFB#BA0?
The R7F100GSK2DFB#BA0 achieves 0.34 µA typical current in STOP mode and 210 nA for data retention across its full 24 KB RAM. These values are specified in the RL78/G23 datasheet Rev.1.40 Section 1.1 and apply identically to the R7F100GSK2DFB#BA0, which belongs to the J-memory group (256 KB flash) and 128-pin industrial-temp family.
Can the R7F100GSK2DFB#BA0 perform background data flash rewriting while executing application code from main flash memory?
Yes, the R7F100GSK2DFB#BA0 supports Background Operation (BGO) for its 8 KB data flash memory, allowing instruction execution from code flash during data flash erase/write cycles. This capability is documented in Section 1.1 of the RL78/G23 datasheet and is guaranteed for the R7F100GSK2DFB#BA0 as part of the G23 family's standard feature set.
Which communication interfaces are available on the R7F100GSK2DFB#BA0, and how many instances does each support?
The R7F100GSK2DFB#BA0 provides up to 10 I²C/Simplified I²C channels, 6 UART/UARTA (including LIN-bus support), and 8 Simplified SPI (CSI) channels - all confirmed in Section 1.1 of the RL78/G23 datasheet Rev.1.40. These interfaces are fully implemented on the 128-pin package, with pin assignments detailed in Table 1-11 for the R7F100GSK2DFB#BA0 variant.
R7F100GSK2DFB#BA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 128-LQFP
- Series:
- RL78/G23
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- Capacitive Touch, LVD, POR, PWM, WDT
- Number of I/O:
- 116
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 26x10b, 8x12b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F100GSK2DFB#BA0 FAQ
1.How can I place an order for R7F100GSK2DFB#BA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F100GSK2DFB#BA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F100GSK2DFB#BA0 reliable?
The price and inventory of R7F100GSK2DFB#BA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F100GSK2DFB#BA0 is usually 5 days.
3.What payment methods are accepted for R7F100GSK2DFB#BA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F100GSK2DFB#BA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F100GSK2DFB#BA0?
R7F100GSK2DFB#BA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F100GSK2DFB#BA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F100GSK2DFB#BA0?
For technical support, including R7F100GSK2DFB#BA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F100GSK2DFB#BA0 requirements.
6.How does Aetrix verify that R7F100GSK2DFB#BA0 is sourced from the original manufacturer or authorized distributors?
All R7F100GSK2DFB#BA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F100GSK2DFB#BA0 meets industry standards.
7.What is the process for return or replacement of R7F100GSK2DFB#BA0?
All R7F100GSK2DFB#BA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F100GSK2DFB#BA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F100GSK2DFB#BA0 part is unused and in its original packaging.
Return procedure for R7F100GSK2DFB#BA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F100GSK2DFB#BA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

