Renesas R7F101GAG2DSP#AA1
- Part No.:
- R7F101GAG2DSP#AA1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R7F101GAG2DSP#AA1.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G24 128K
- Quantity:
- Payment:

- Shipping:

Inventory:825
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F101GAG2DSP#AA1 from Renesas is a 30-pin LSSOP-packaged RL78/G24 16-bit microcontroller with 128 KB code flash, 12 KB RAM, and 4 KB data flash, operating at up to 48 MHz. It integrates FAA for motor control acceleration, dual 12-bit ADCs with simultaneous sampling, DALI-2 interface, and operates from 1.6–5.5 V in consumer-grade –40°C to +85°C ambient.
For engineers reviewing the R7F101GAG2DSP#AA1 datasheet, R7F101GAG2DSP#AA1 pinout, R7F101GAG2DSP#AA1 application, or R7F101GAG2DSP#AA1 equivalent, key selection criteria include its 30-pin LSSOP package, integrated DALI-2 and PMBus/SMBus support, 12-bit ADC with dual sample-and-hold, FAA-based digital power supply control, and low-power STOP mode with fast wakeup.
Technical Context
The R7F101GAG2DSP#AA1 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting instruction execution times from 0.02083 µs (48 MHz) to 30.5 µs (32.768 kHz). Its Flexible Application Accelerator (FAA) provides dedicated 32-bit signed arithmetic with limit operations and shared 32-byte memory between CPU and FAA.
Peripheral integration includes two 12-bit ADCs (23-channel total, two with independent sample-and-hold), four comparators with selectable D/A or external reference, three 16-bit KB timers for PFC and multi-phase motor control, and hardware DALI-2 transceiver compliant with IEC 62386-102.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RL78 16-bit CISC with 3-stage pipeline, 48-MHz max operation |
| Flash Memory | 128 KB code flash with block erase protection and boot swapping |
| RAM | 12 KB on-chip RAM + 4 KB FAA code RAM + 2 KB FAA data RAM |
| ADC | 12-bit resolution, 23 input channels, two with independent sample-and-hold for simultaneous sampling |
| DAC | 8-/10-bit DAC, two channels, 0–VDD output range with real-time update |
| DALI Interface | Integrated DALI-2 transceiver compliant with IEC 62386-102, no external components required |
| Operating Voltage | 1.6 V to 5.5 V single-supply operation across full temperature range |
| Temperature Range | –40°C to +85°C (consumer-grade, marked "2D" in part number) |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65-mm pitch), surface-mount, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | ADC Input / UART TX / DALI TX | Primary DALI-2 transmit pin; also serves as TxD1 and ANI29 analog input |
| P01 | ADC Input / UART RX / DALI RX | Primary DALI-2 receive pin; also serves as RxD1 and ANI30 analog input |
| P120 | ADC Input / Comparator Input | Analog input ANI19 with IVCMP0 comparator channel; supports trigger-based timer gating |
| P14 | ADC Input / DAC Output / UART RX | Multi-function pin supporting VCOUT0 DAC output, SDA20/I²C, SI20/UART, and ANI24 |
| P15 | DAC Output / Buzzer / SPI Clock | Supports VCOUT1 DAC, PCLBUZ1 buzzer, SCK20/SPI, and SDAA0/I²C |
| RESET | Active-low Reset Input | Asynchronous reset with internal pull-up; accepts 1.6–5.5 V logic levels |
| REGC | Regulator Decoupling | Must be connected to VSS via 0.47–1 µF capacitor for internal voltage regulator stability |
| VDD / VSS | Power Supply / Ground | Single 1.6–5.5 V supply; VSS reference for all analog and digital circuits |
Key Features
| Feature | Design Value |
|---|---|
| DALI-2 Transceiver | Hardware-integrated IEC 62386-102-compliant DALI interface eliminates external transceiver IC and level-shifting components |
| Flexible Application Accelerator (FAA) | Offloads motor control and digital power supply calculations with 32-bit signed arithmetic, limit operations, and 32-byte shared memory with CPU |
| Dual Sample-and-Hold ADC | Two independent S/H circuits enable true simultaneous sampling of two analog signals-critical for current/voltage sensing in PFC and inverter designs |
| Ultra-Low Power STOP Mode | Wakes in ≤3.5 µs from STOP mode while retaining RAM and peripheral register contents-ideal for DALI command-response timing |
| KB30/KB31/KB32 Timers | Three 16-bit complementary PWM timers with 651-ps average resolution (96 MHz dithering), supporting interleaved PFC and smooth start in lighting drivers |
| PMBus/SMBus Interface | Dedicated hardware I²C module supporting PMBus v1.3 commands (e.g., READ_VIN, READ_IOUT) for digital power management |
Applications
| Digital Lighting Control | Digital Power Supply Monitoring |
|---|---|
Use Scenario: LED driver with DALI-2 dimming, thermal foldback, and fault reporting in commercial luminaires. IC Role / Device Role / Timing Role: Primary system controller executing DALI protocol stack, ADC-based current/voltage feedback, and FAA-accelerated PWM generation. Use Value: Integrated DALI-2 transceiver and dual S/H ADC reduce BOM count by ≥3 components; FAA enables real-time PFC correction without CPU overhead. | Use Scenario: AC-DC adapter with PMBus telemetry, overvoltage/overcurrent protection, and adaptive load-line compensation. IC Role / Device Role / Timing Role: Digital power manager handling PMBus communication, 12-bit ADC monitoring of rail voltages/currents, and KB timer-based synchronous rectifier control. Use Value: Hardware PMBus compliance and 12-bit ADC with 23 channels allow full rail monitoring without external ADC; KB timers deliver 651-ps PWM resolution for precise duty-cycle control. |
| Smart Home Lighting Hub | Industrial DALI Gateway |
Use Scenario: Battery-powered DALI bridge translating Bluetooth LE or Matter commands to DALI broadcast/multicast frames. IC Role / Device Role / Timing Role: Low-power coordinator managing BLE link layer, DALI frame assembly, and STOP-mode wake-on-DALI-event. Use Value: 50-µA/MHz active current and sub-µA STOP mode extend battery life; integrated DALI PHY ensures deterministic 200-ms response per IEC 62386-102. | Use Scenario: DIN-rail mounted gateway aggregating 64 DALI devices into Modbus TCP or MQTT for building management systems. IC Role / Device Role / Timing Role: Dual-role controller running DALI master stack and Ethernet/serial protocol translation firmware. Use Value: 128 KB flash supports dual firmware images (DALI + comms stack); 30-pin LSSOP enables compact PCB layout with isolated RS-485/Ethernet PHY co-location. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F101GAG3CSP#AA1 | Same 30-pin LSSOP package but rated for –40°C to +105°C industrial operation (3C grade); identical peripherals and memory | Required for industrial lighting in high-ambient environments (e.g., enclosed streetlights, factory fixtures) | Select when extended temperature range is mandatory; otherwise R7F101GAG2DSP#AA1 suffices for indoor/commercial use |
| R7F101GBG2DNP#AA1 | 32-pin HWQFN package (5 × 5 mm), same 128 KB flash/12 KB RAM, but adds second DALI channel and extra UART | Enables dual-zone DALI control (e.g., tunable white + dimming) or DALI + UART diagnostics simultaneously | Choose when board space allows QFN and dual-interface capability is needed; LSSOP remains optimal for cost-sensitive, single-DALI designs |
Compared with R7F101GAG3CSP#AA1, the R7F101GAG2DSP#AA1 trades industrial temperature rating for lower unit cost and qualification scope; compared with R7F101GBG2DNP#AA1, it offers identical core functionality in a smaller-footprint LSSOP package but omits the second DALI interface and one UART channel.
Availability
R7F101GAG2DSP#AA1 is available at Aetrix Electronics and suitable for digital lighting control, smart home hubs, industrial DALI gateways, and digital power supply monitoring requiring stable component supply and long-term production continuity.
Supply support for R7F101GAG2DSP#AA1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G24 product line targets intelligent lighting and digital power applications, integrating DALI-2, PMBus, and FAA acceleration to replace discrete analog controllers and external communication ICs.
FAQ
What is the maximum operating frequency and core architecture of the R7F101GAG2DSP#AA1?
The R7F101GAG2DSP#AA1 features a 16-bit RL78 CPU core with CISC architecture and 3-stage pipeline, operating at up to 48 MHz. At this speed, its minimum instruction execution time is 0.02083 µs using the high-speed on-chip oscillator or PLL clock. The core supports multiply/divide/accumulate instructions and a 1 Mbyte address space.
Does the R7F101GAG2DSP#AA1 include hardware support for DALI-2 communication?
Yes, the R7F101GAG2DSP#AA1 integrates a fully compliant DALI-2 transceiver per IEC 62386-102. Pins P00 (DALITxD0) and P01 (DALIRxD0) serve as dedicated DALI bus interface pins, eliminating the need for external transceiver ICs or level-shifting components in lighting control designs.
What ADC capabilities does the R7F101GAG2DSP#AA1 provide for power supply monitoring?
The R7F101GAG2DSP#AA1 includes a 12-bit ADC with up to 23 input channels, two of which feature independent sample-and-hold circuits for simultaneous sampling. This enables accurate concurrent measurement of input voltage and output current in digital power supplies-critical for real-time loop control and fault detection.
How does the Flexible Application Accelerator (FAA) in the R7F101GAG2DSP#AA1 improve motor or lighting control performance?
The FAA in the R7F101GAG2DSP#AA1 executes 32-bit signed arithmetic (multiply, add, subtract, limit) independently of the main CPU, with 32-byte shared memory. In lighting applications, it accelerates DALI command parsing and PWM parameter calculation; in digital power, it handles PFC correction loops-freeing the RL78 core for communications and supervision tasks.
What is the operating temperature range and package type of the R7F101GAG2DSP#AA1?
The R7F101GAG2DSP#AA1 is packaged in a 30-pin plastic LSSOP (7.62 mm, 0.65-mm pitch) and rated for consumer-grade operation from –40°C to +85°C (denoted by "2D" in the part number suffix). It requires a 0.47–1 µF capacitor between REGC and VSS for internal regulator stability.
R7F101GAG2DSP#AA1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G24
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 48MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 16x8/10b/12b; D/A 3x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F101GAG2DSP#AA1 FAQ
1.How can I place an order for R7F101GAG2DSP#AA1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F101GAG2DSP#AA1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F101GAG2DSP#AA1 reliable?
The price and inventory of R7F101GAG2DSP#AA1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F101GAG2DSP#AA1 is usually 5 days.
3.What payment methods are accepted for R7F101GAG2DSP#AA1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F101GAG2DSP#AA1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F101GAG2DSP#AA1?
R7F101GAG2DSP#AA1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F101GAG2DSP#AA1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F101GAG2DSP#AA1?
For technical support, including R7F101GAG2DSP#AA1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F101GAG2DSP#AA1 requirements.
6.How does Aetrix verify that R7F101GAG2DSP#AA1 is sourced from the original manufacturer or authorized distributors?
All R7F101GAG2DSP#AA1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F101GAG2DSP#AA1 meets industry standards.
7.What is the process for return or replacement of R7F101GAG2DSP#AA1?
All R7F101GAG2DSP#AA1 units undergo pre-shipment inspection (PSI). If there is an issue with R7F101GAG2DSP#AA1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F101GAG2DSP#AA1 part is unused and in its original packaging.
Return procedure for R7F101GAG2DSP#AA1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F101GAG2DSP#AA1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

