Renesas R7F101GBG3CNP#AA1
- Part No.:
- R7F101GBG3CNP#AA1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R7F101GBG3CNP#AA1.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G24 128K
- Quantity:
- Payment:

- Shipping:

Inventory:980
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F101GBG3CNP#AA1 from Renesas is a 32-pin HWQFN-packaged RL78/G24 16-bit microcontroller featuring a 48-MHz CPU, 128 KB code flash, 4 KB data flash, and 12 KB RAM, with integrated FAA accelerator, DALI-2 interface, and motor-control timers for industrial lighting and digital power applications.
For engineers reviewing the R7F101GBG3CNP#AA1 datasheet, R7F101GBG3CNP#AA1 pinout, R7F101GBG3CNP#AA1 application, or R7F101GBG3CNP#AA1 equivalent, this page delivers verified technical context, package mapping, real-world use cases, and validated alternative options aligned to industrial temperature (–40°C to +105°C) and HWQFN-32 requirements.
Technical Context
The R7F101GBG3CNP#AA1 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting instruction execution times from 0.02083 µs (48 MHz) to 30.5 µs (32.768 kHz), plus a dedicated Flexible Application Accelerator (FAA) for 32-bit signed arithmetic and limit operations with 33-bit internal precision.
It integrates dual 16-bit timer arrays (TAU), KB30–KB32 complementary PWM timers with 651-ps average resolution, a 32-bit interval timer, RTC, four-channel comparator, 12-bit ADC with simultaneous sampling on two channels, and hardware DALI-2 and PMBus/SMBus interfaces - all operating across 1.6–5.5 V and –40°C to +105°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RL78 16-bit CISC with 3-stage pipeline; supports 48 MHz max operation (0.02083 µs min instruction time) |
| Memory | 128 KB code flash (2-KB blocks), 4 KB data flash (1M rewrite cycles), 12 KB RAM |
| Operating Range | 1.6–5.5 V supply; –40°C to +105°C ambient (industrial grade, 3C temp grade) |
| ADC | 12-bit resolution, up to 23 channels, two with independent sample-and-hold for simultaneous sampling |
| PWM Timers | KB30/KB31/KB32: 16-bit complementary output timers with 651-ps average resolution at 96 MHz with dithering |
| Communications | DALI-2 interface, PMBus/SMBus, up to six I²C/Simplified I²C, three UART/LIN, six CSI (SPI-like) |
| Package | HWQFN-32 (5 × 5 mm, 0.50-mm pitch), exposed die pad, lead-free, RoHS compliant |
Pinout & Package
HWQFN-32 (5 × 5 mm, 0.50-mm pitch) with exposed die pad; requires REGC-to-VSS decoupling capacitor (0.47–1 µF). Pin functions support multiplexed analog, timer, communication, and HMI roles via peripheral I/O redirection registers (PIORx).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | Primary UART TX / DALI TX / Analog Input | Configurable as TxD1, DALITxD0, or ANI29; enables direct DALI-2 master node implementation |
| P01 | Primary UART RX / DALI RX / Analog Input | Configurable as RxD1, DALIRxD0, or ANI30; supports bidirectional DALI physical layer interface |
| P120 | Comparator Input / Analog Input / Timer Trigger | Connects to IVCMP0 and ANI19; used for overvoltage detection or current-sense feedback in PFC control |
| P15 | DAC Output / Buzzer / Timer Output | Provides VCOUT1 (0–VDD), PCLBUZ1, and TI01/TO01; supports analog dimming and audible alerts |
| P16/P17 | High-Resolution PWM Channels | Drive KB30/KB31/KB32 complementary outputs with 651-ps resolution for precise gate timing in motor/inverter stages |
| REGC | Internal Regulator Decoupling | Mandatory 0.47–1 µF capacitor to VSS; stabilizes internal LDO for low-noise analog/peripheral operation |
Key Features
| Feature | Design Value |
|---|---|
| Flexible Application Accelerator (FAA) | Hardware 32-bit signed multiply/accumulate with 33-bit internal precision and configurable right-shift; offloads motor control math from CPU |
| DALI-2 Physical Layer Support | Dedicated hardware interface with built-in Manchester encoding/decoding and collision detection; eliminates external transceiver for Class A/B lighting control |
| Complementary PWM with Sub-Nanosecond Timing | KB30–KB32 timers deliver 651-ps average resolution at 96 MHz with dithering; enables high-frequency, low-distortion inverter switching |
| Simultaneous Sampling ADC | Two independent sample-and-hold circuits on ANI0/ANI1 allow synchronized voltage/current acquisition for vector control algorithms |
| Low-Power Operation Modes | HALT (50 µA/MHz), STOP (0.23 µA typ.), SNOOZE - preserves RAM and enables fast wake-up for responsive lighting dimming or sensor polling |
Applications
| Digital LED Driver | Industrial DALI Lighting Node |
|---|---|
Use Scenario: Constant-current LED driver with analog + PWM dimming, thermal foldback, and fault reporting. IC Role / Device Role / Timing Role: Main controller executing closed-loop current regulation, managing DALI command parsing, and generating synchronized multi-channel PWM. Use Value: FAA accelerates current-loop calculations; KB30–KB32 timers provide sub-nanosecond dead-time control; integrated DAC enables smooth analog dimming. | Use Scenario: Standalone DALI-2 slave device (e.g., emergency lighting module) with self-test, lamp monitoring, and group addressing. IC Role / Device Role / Timing Role: DALI-2 physical layer and protocol stack processor with integrated Manchester encoder/decoder and interrupt-driven frame handling. Use Value: Hardware DALI interface reduces BOM cost vs. external transceiver; 128 KB flash stores full DALI-2 compliance firmware and diagnostics. |
| Digital Power Supply Controller | PFC + LLC Combo Controller |
Use Scenario: 300-W AC-DC adapter with active PFC and resonant LLC secondary, requiring precise voltage/current regulation and protection. IC Role / Device Role / Timing Role: Primary-side digital controller managing PFC stage via average current mode and LLC timing via variable-frequency PWM. Use Value: 12-bit ADC with simultaneous sampling captures input voltage and inductor current synchronously; FAA computes PI loops in <1 µs. | Use Scenario: Two-stage SMPS where PFC front-end and LLC resonant converter are co-controlled for efficiency optimization and soft-start coordination. IC Role / Device Role / Timing Role: Single-chip coordinator using KB30 for PFC gate drive and KB31/KB32 for interleaved LLC phase control with adaptive dead-time. Use Value: Complementary PWM outputs with 651-ps resolution enable tight dead-time tuning; shared memory between RL78 CPU and FAA allows real-time parameter exchange. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F101GBE3CNP#AA1 | Same package and pinout; 64 KB code flash, 4 KB data flash, 12 KB RAM - reduced program storage | Suitable for simpler DALI nodes or basic LED drivers without complex firmware or OTA updates | Select when firmware size <64 KB and cost sensitivity outweighs future scalability needs |
| R7F101GLG3CFB#AA1 | 64-pin LQFP package; 128 KB flash, 4 KB data flash, 12 KB RAM; adds extra UART, I²C, and ADC channels | Required for systems needing >32 GPIO, additional serial interfaces, or more analog inputs (e.g., multi-zone lighting panels) | Choose when expanding I/O count or adding redundant comms links without changing core firmware logic |
Compared with R7F101GBE3CNP#AA1, the R7F101GBG3CNP#AA1 provides double the code flash for feature-rich DALI-2 stacks and safety-certified firmware; versus R7F101GLG3CFB#AA1, it offers identical processing capability in a space-constrained 5×5 mm HWQFN footprint ideal for compact LED drivers.
Availability
R7F101GBG3CNP#AA1 is available at Aetrix Electronics and suitable for industrial lighting control, digital power supply design, and motor-inverter applications requiring stable component supply, extended temperature operation, and long-term lifecycle support.
Supply support for R7F101GBG3CNP#AA1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G24 product line targets high-efficiency, low-power industrial control applications - specifically optimized for digital lighting, motor control, and digital power conversion with integrated analog peripherals and communications accelerators.
FAQ
What is the maximum operating frequency and core architecture of the R7F101GBG3CNP#AA1?
The R7F101GBG3CNP#AA1 features a 16-bit RL78 CPU core with CISC architecture and 3-stage pipeline, operating at up to 48 MHz with a minimum instruction execution time of 0.02083 µs. It supports dynamic clock scaling from 48 MHz down to 32.768 kHz, enabling ultra-low-power operation while maintaining deterministic real-time response - critical for DALI-2 timing compliance and motor control loop stability in the R7F101GBG3CNP#AA1.
Does the R7F101GBG3CNP#AA1 include hardware support for DALI-2 communication?
Yes, the R7F101GBG3CNP#AA1 integrates dedicated DALI-2 hardware including Manchester encoder/decoder, collision detection, and frame timing logic on pins P00 (DALITxD0) and P01 (DALIRxD0). This eliminates the need for an external DALI transceiver, reduces system BOM cost, and ensures strict adherence to IEC 62386-102 timing requirements - a key differentiator of the R7F101GBG3CNP#AA1 in lighting control designs.
What are the key analog features of the R7F101GBG3CNP#AA1 relevant to power conversion?
The R7F101GBG3CNP#AA1 includes a 12-bit ADC with up to 23 input channels and two independent sample-and-hold circuits for simultaneous voltage/current acquisition, four comparators (with selectable D/A or external reference), a programmable gain amplifier, and three 16-bit complementary PWM timers (KB30–KB32) with 651-ps average resolution. These features directly support PFC and LLC control loops, overcurrent protection, and thermal monitoring in digital power applications using the R7F101GBG3CNP#AA1.
What is the temperature grade and package type of the R7F101GBG3CNP#AA1?
The R7F101GBG3CNP#AA1 is rated for industrial operation from –40°C to +105°C (3C grade) and housed in a 32-pin HWQFN package (5 × 5 mm, 0.50-mm pitch) with exposed die pad. The package supports high-density PCB layouts and efficient thermal dissipation - essential for compact LED drivers and enclosed digital power modules where the R7F101GBG3CNP#AA1 is commonly deployed.
How does the Flexible Application Accelerator (FAA) in the R7F101GBG3CNP#AA1 improve motor control performance?
The FAA in the R7F101GBG3CNP#AA1 executes 32-bit signed multiply, add, subtract, and limit operations with 33-bit internal precision and configurable bit-shifting - all in hardware. This offloads computationally intensive tasks like Clarke/Park transforms, PI loop calculations, and duty-cycle limiting from the main CPU, reducing control loop latency by >70% and enabling faster sampling rates for field-oriented motor control implemented on the R7F101GBG3CNP#AA1.
R7F101GBG3CNP#AA1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G24
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 48MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 27
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 16x8/10b/12b; D/A 3x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F101GBG3CNP#AA1 FAQ
1.How can I place an order for R7F101GBG3CNP#AA1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F101GBG3CNP#AA1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F101GBG3CNP#AA1 reliable?
The price and inventory of R7F101GBG3CNP#AA1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F101GBG3CNP#AA1 is usually 5 days.
3.What payment methods are accepted for R7F101GBG3CNP#AA1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F101GBG3CNP#AA1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F101GBG3CNP#AA1?
R7F101GBG3CNP#AA1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F101GBG3CNP#AA1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F101GBG3CNP#AA1?
For technical support, including R7F101GBG3CNP#AA1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F101GBG3CNP#AA1 requirements.
6.How does Aetrix verify that R7F101GBG3CNP#AA1 is sourced from the original manufacturer or authorized distributors?
All R7F101GBG3CNP#AA1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F101GBG3CNP#AA1 meets industry standards.
7.What is the process for return or replacement of R7F101GBG3CNP#AA1?
All R7F101GBG3CNP#AA1 units undergo pre-shipment inspection (PSI). If there is an issue with R7F101GBG3CNP#AA1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F101GBG3CNP#AA1 part is unused and in its original packaging.
Return procedure for R7F101GBG3CNP#AA1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F101GBG3CNP#AA1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

