Renesas R7F102GCC2DLA#BC0
- Part No.:
- R7F102GCC2DLA#BC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 36-WFLGA
- Datasheet:
-
R7F102GCC2DLA#BC0.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G22 32K
- Quantity:
- Payment:

- Shipping:

Inventory:2,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F102GCC2DLA#BC0 from Renesas is a 36-pin WFLGA-packaged RL78/G22 16-bit microcontroller with 32 KB code flash, 4 KB RAM, and 2 KB data flash, operating from 1.6 V to 5.5 V. It integrates capacitive touch sensing (up to 29 keys), 10-bit ADC (18 channels), RTC, UART/I²C/SPI interfaces, and ultra-low-power modes including 200-nA STOP and 37.5-µA/MHz active current - deployed in battery-powered industrial HMI and sensor nodes.
For engineers reviewing the R7F102GCC2DLA#BC0 datasheet, R7F102GCC2DLA#BC0 pinout, R7F102GCC2DLA#BC0 application, or R7F102GCC2DLA#BC0 equivalent, key selection criteria include its 36-pin WFLGA (4 × 4 mm, 0.50-mm pitch) footprint, -40 to +85°C temperature grade, CTSU2La capacitive touch unit, and support for SNOOZE mode sequencer-driven autonomous low-power sensing.
Technical Context
The RL78/G22 core implements a 3-stage pipeline CISC architecture with configurable instruction timing (0.03125 µs at 32 MHz high-speed mode or 30.5 µs at 32.768 kHz ultra-low-speed mode), supporting multiply/divide/accumulate instructions and 1 MB address space. It includes dedicated hardware accelerators: SNOOZE mode sequencer (SMS) for CPU-free periodic sensor polling, and event link controller (ELC) enabling direct peripheral-to-peripheral triggering without CPU intervention.
Power management integrates POR, dual LVDs (LVD0/LVD1), HALT/STOP/SNOOZE modes, and a high-accuracy ±1.0% on-chip oscillator (32 MHz max). The CTSU2La unit supports both self-capacitance (single-key per pin) and mutual-capacitance (matrix) touch sensing across up to 29 pins, with built-in noise immunity and automatic drift compensation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Flash/RAM | 32 KB code flash (2 KB block size), 4 KB SRAM, 2 KB data flash (1M rewrite cycles) |
| Operating Voltage | 1.6 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, and 3.3 V peripherals |
| Low-Power Modes | 200 nA STOP current, 37.5 µA/MHz active current, SNOOZE mode with sequencer-driven autonomous operation |
| Capacitive Sensing | CTSU2La unit supporting up to 29 keys via self- or mutual-capacitance methods, VDD = 1.8–5.5 V operation |
| Analog Peripherals | 10-bit ADC with 18 input channels, internal 1.48 V reference, and integrated temperature sensor |
| Timers & RTC | Eight 16-bit TAU channels, 32-bit interval timer, RTC with alarm/correction, and independent watchdog timer |
Pinout & Package
Package: 36-pin WFLGA (4 × 4 mm, 0.50-mm pitch), moisture-sensitive level 3, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | P51/TS28/INTP2/SO11 | Touch-sense channel 28, external interrupt input, serial output for SAU channel 1 |
| A2 | P30/INTP3/TSCAP/RTC1HZ/SCL11/SCK11 | Touch-sense reference capacitor input, RTC 1-Hz output, I²C clock line, SPI clock line |
| A3 | P50/TS00/INTP1/SI11/SDA11 | Touch-sense channel 0, external interrupt input, serial input for SAU channel 1, I²C data line |
| A4 | P72/TS04/SO21/TxDA0 | Touch-sense channel 4, serial output for SAU channel 2, UARTA0 transmit output |
| A5 | P62 | Dedicated digital I/O port with no analog or peripheral multiplexing |
| A6 | P60/SCLA0 | I²C clock line for IICA0 interface - supports standard/fast-mode communication |
| B1 | P17/TI02/TO02/TS18/(TxD0) | Touch-sense channel 18, timer input/output, UARTA0 transmit output (remappable) |
| B2 | P16/TI01/TO01/INTP5/TS17/(RxD0) | Touch-sense channel 17, timer input/output, external interrupt, UARTA0 receive input (remappable) |
| B3 | P70/TS02/SCK21/SCL21 | Touch-sense channel 2, SPI clock for SAU channel 2, I²C clock for IICA1 |
| B4 | P71/TS03/SI21/SDA21/RxDA0 | Touch-sense channel 3, serial input for SAU channel 2, I²C data for IICA1, UARTA0 receive input |
| B5 | P61/SDAA0 | I²C data line for IICA0 interface - supports standard/fast-mode communication |
| B6 | VDD | Main power supply input (1.6–5.5 V); decoupling required per datasheet layout guidelines |
| C1 | P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)/TS14 | Touch-sense channel 14, UARTA2 transmit, SAU channel 2 output, remappable I²C data line |
| C2 | P12/SO00/TxD0/TOOLTxD/TS13/(TI05)/(TO05) | Touch-sense channel 13, UARTA0 transmit, debug serial output, remappable timer input/output |
| C3 | P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)/TS16 | Touch-sense channel 16, buzzer output, SPI/I²C clock for SAU/IICA channel 2, remappable timer |
| C4 | P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03) | Touch-sense channel 15, UARTA2 receive, SAU channel 2 input, remappable I²C clock line |
| C5 | VSS | Ground reference plane; requires low-impedance connection to PCB ground plane |
| C6 | P121/X1/XT1 | Primary crystal oscillator input (32.768 kHz or 1–20 MHz) for system clock or RTC |
| D1 | P10/SCK00/SCL00/TS11/(TI07)/(TO07) | Touch-sense channel 11, SPI/I²C clock for SAU/IICA channel 0, remappable timer input/output |
| D2 | P11/SI00/RxD0/TOOLRxD/SDA00/TS12/(TI06)/(TO06) | Touch-sense channel 12, SPI/I²C data line, UARTA0 receive, debug serial input, remappable timer |
| D3 | P22/ANI2/TS20 | Analog input channel 2, touch-sense channel 20 - shared pin supports simultaneous ADC and CTSU use |
| D4 | P31/TI03/TO03/INTP4/TS01/PCLBUZ0 | Touch-sense channel 1, external interrupt, timer input/output, buzzer output |
| D5 | REGC | Regulator bypass capacitor terminal - requires 0.47–1 µF ceramic capacitor to VSS |
| D6 | P122/X2/EXCLK/XT2/EXCLKS | Secondary crystal oscillator input or external clock source (up to 20 MHz) |
| E1 | P147/ANI18/TS10 | Analog input channel 18, touch-sense channel 10 - supports high-precision sensor interfacing |
| E2 | P24/ANI4/TS22 | Analog input channel 4, touch-sense channel 22 - enables multi-function pin sharing |
| E3 | P20/ANI0/AVREFP | Analog input channel 0, positive reference voltage input for ADC - accepts external or internal reference |
| E4 | P00/TS26/TI00/TxD1/ANI17 | Touch-sense channel 26, timer input, UARTA1 transmit, analog input channel 17 |
| E5 | RESET | Active-low reset input with internal pull-up; accepts external reset assertion or POR/LVD-generated reset |
| E6 | P137/INTP0 | External interrupt input 0 - supports edge-triggered wake-up from STOP/SNOOZE modes |
| F1 | P25/ANI5/TS23 | Analog input channel 5, touch-sense channel 23 - extends mixed-signal capability in compact layout |
| F2 | P23/ANI3/TS21 | Analog input channel 3, touch-sense channel 21 - supports differential ADC measurements |
| F3 | P21/ANI1/AVREFM | Analog input channel 1, negative reference voltage input for ADC - enables ratiometric measurements |
| F4 | P01/TS27/TO00/RxD1 | Touch-sense channel 27, timer output, UARTA1 receive - consolidates timing, comms, and HMI functions |
| F5 | P120/ANI19 | Analog input channel 19 - expands total ADC channel count to 18 usable inputs |
| F6 | P40/TOOL0 | On-chip debugging interface pin - used for programming, trace, and real-time debug communication |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer (SMS) | Executes up to 32 autonomous operations (e.g., ADC sampling, CTSU scan, GPIO toggle) without CPU, flash, or RAM activation |
| Capacitive Touch Unit (CTSU2La) | Supports 29-key self-capacitance or matrix mutual-capacitance sensing with hardware-based noise rejection and auto-calibration |
| Event Link Controller (ELC) | Enables 20 configurable event links between peripherals (e.g., ADC completion → DMA trigger → UART transmit), eliminating CPU polling |
| Data Flash Background Operation | Allows full CPU execution from code flash while rewriting 2 KB data flash - critical for firmware-over-the-air and parameter storage |
| Ultra-Low-Power Oscillators | Integrated high-accuracy ±1.0% 32 MHz on-chip oscillator and 32.768 kHz subsystem clock enable precise timing without external crystals |
| Peripheral I/O Redirection (PIOR) | Remaps up to 12 peripheral functions (e.g., UART, I²C, timers) to alternate pins - increases PCB routing flexibility and design reuse |
Applications
| Industrial HMI Panels | Smart Sensor Nodes |
|---|---|
|
Use Scenario: Compact, battery-operated control panels with touch sliders, buttons, and LED indicators in factory automation cabinets. IC Role / Device Role / Timing Role: Main controller executing touch decoding, LED PWM dimming, and Modbus RTU communication over UART. Use Value: 200-nA STOP mode extends 2× AA battery life beyond 5 years; CTSU2La handles 12-key overlay with <10-ms response latency. |
Use Scenario: Wireless environmental sensors (temperature/humidity/pressure) deployed in remote locations with 10-year battery requirements. IC Role / Device Role / Timing Role: System-on-chip managing sensor acquisition, low-power RTC-triggered wake-up, and BLE subsystem handoff via UART. Use Value: SNOOZE mode sequencer autonomously samples ADC and CTSU every 30 seconds using only 1.2 µA average current - no CPU involvement. |
| White Goods Control Boards | Medical Wearables |
|
Use Scenario: Appliance mainboards (refrigerators, washing machines) requiring ESD-hardened touch interfaces and motor control timing. IC Role / Device Role / Timing Role: Primary MCU coordinating capacitive keypad, relay drivers, and 16-bit TAU-based motor phase timing. Use Value: Integrated 10-bit ADC with internal 1.48 V reference enables accurate thermistor readings; 37.5-µA/MHz active current reduces thermal load on sealed enclosures. |
Use Scenario: Clinical-grade wearable monitors (pulse oximeters, ECG patches) needing medical-grade signal integrity and ultra-low leakage. IC Role / Device Role / Timing Role: Signal acquisition hub performing synchronized analog front-end sampling, touch-based user control, and secure data logging. Use Value: Simultaneous ADC and CTSU operation on shared pins (e.g., P22/ANI2/TS20) eliminates external muxing; 1.6 V minimum VDD supports single-cell Li-ion operation down to 3.0 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F102GCE2DLA#BC0 | 64 KB code flash, same 36-pin WFLGA package, identical peripheral set and low-power specs | Required where firmware complexity exceeds 32 KB or future-proofing for feature expansion is needed | Select when bootloader, OTA updates, or dual-bank firmware are required - no PCB change needed |
| RA2E1A00CDJ00#HA0 | Arm Cortex-M23 core, 64 KB flash, 16 KB SRAM, 24-pin QFN, no integrated CTSU, higher active current (61 µA/MHz) | Preferred for projects requiring Arm ecosystem compatibility, TrustZone security, or higher compute throughput | Choose for new designs targeting scalable software architecture - requires PCB redesign and toolchain migration |
Compared with R7F102GCC2DLA#BC0, the R7F102GCE2DLA#BC0 offers double flash capacity with zero hardware changes, while the RA2E1A00CDJ00#HA0 trades integrated touch and ultra-low-power efficiency for Arm-based scalability and security - making the former ideal for cost-optimized touch HMI upgrades and the latter for next-generation secure platforms.
Availability
R7F102GCC2DLA#BC0 is available at Aetrix Electronics and suitable for industrial HMI panels, smart sensor nodes, white goods control boards, and medical wearables requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R7F102GCC2DLA#BC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G22 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated human-machine interfaces and sensor-edge applications - emphasizing capacitive touch integration, sub-µA sleep, and seamless development with e² studio and CS+ tools.
FAQ
What is the maximum operating frequency and voltage range supported by the R7F102GCC2DLA#BC0?
The R7F102GCC2DLA#BC0 operates at up to 32 MHz using its high-accuracy on-chip oscillator and supports a wide 1.6 V to 5.5 V supply range. This allows direct interfacing with 1.8 V, 2.5 V, and 3.3 V logic families without level shifters, and enables robust operation across battery discharge curves in portable equipment.
Does the R7F102GCC2DLA#BC0 include an integrated capacitive touch sensing unit, and how many keys does it support?
Yes, the R7F102GCC2DLA#BC0 integrates the CTSU2La capacitive touch sensing unit, supporting up to 29 keys using either self-capacitance (one key per pin) or mutual-capacitance (matrix) configurations. It operates across the full 1.8–5.5 V VDD range and includes hardware-based noise cancellation and automatic calibration.
What low-power modes are available on the R7F102GCC2DLA#BC0, and what are their typical current draws?
The R7F102GCC2DLA#BC0 offers HALT, STOP, and SNOOZE modes. STOP mode draws just 200 nA (typ.), HALT consumes ~1.2 µA, and active-mode current is 37.5 µA/MHz. The SNOOZE mode sequencer enables autonomous peripheral operation (e.g., ADC sampling, CTSU scan) with sub-µA average current - verified in Renesas Application Note R01AN4279.
Can the R7F102GCC2DLA#BC0 execute code while rewriting its data flash memory?
Yes, the R7F102GCC2DLA#BC0 supports background operation (BGO) for its 2 KB data flash memory. Instructions can be executed from code flash while simultaneously rewriting data flash - essential for reliable firmware-over-the-air updates and nonvolatile parameter storage without system interruption.
What is the package type and pin count of the R7F102GCC2DLA#BC0, and is it RoHS-compliant?
The R7F102GCC2DLA#BC0 uses a 36-pin WFLGA package measuring 4 × 4 mm with 0.50-mm pitch, rated moisture sensitivity level 3, and fully RoHS-compliant. Its land grid array construction enables high-density PCB layouts and excellent thermal performance in compact industrial and portable designs.
R7F102GCC2DLA#BC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 36-WFLGA
- Series:
- RL78/G22
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F102GCC2DLA#BC0 FAQ
1.How can I place an order for R7F102GCC2DLA#BC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F102GCC2DLA#BC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F102GCC2DLA#BC0 reliable?
The price and inventory of R7F102GCC2DLA#BC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F102GCC2DLA#BC0 is usually 5 days.
3.What payment methods are accepted for R7F102GCC2DLA#BC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F102GCC2DLA#BC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F102GCC2DLA#BC0?
R7F102GCC2DLA#BC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F102GCC2DLA#BC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F102GCC2DLA#BC0?
For technical support, including R7F102GCC2DLA#BC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F102GCC2DLA#BC0 requirements.
6.How does Aetrix verify that R7F102GCC2DLA#BC0 is sourced from the original manufacturer or authorized distributors?
All R7F102GCC2DLA#BC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F102GCC2DLA#BC0 meets industry standards.
7.What is the process for return or replacement of R7F102GCC2DLA#BC0?
All R7F102GCC2DLA#BC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F102GCC2DLA#BC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F102GCC2DLA#BC0 part is unused and in its original packaging.
Return procedure for R7F102GCC2DLA#BC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F102GCC2DLA#BC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

