Renesas R7F102GCC2DLA#HC0
- Part No.:
- R7F102GCC2DLA#HC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 36-WFLGA
- Datasheet:
-
R7F102GCC2DLA#HC0.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G22 32K
- Quantity:
- Payment:

- Shipping:

Inventory:4,882
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7F102GCC2DLA#HC0 from Renesas is a 36-pin WFLGA-packaged RL78/G22 16-bit microcontroller with 32 KB code flash, 4 KB RAM, and 2 KB data flash, operating from 1.6 to 5.5 V. It delivers ultra-low power consumption (37.5 µA/MHz active, 200 nA STOP mode), integrates 10-channel 10-bit ADC, RTC, capacitive touch sensing (up to 29 keys), and supports UART, I²C, and SPI interfaces for battery-powered HMI and industrial control applications.
For engineers reviewing the R7F102GCC2DLA#HC0 datasheet, R7F102GCC2DLA#HC0 pinout, R7F102GCC2DLA#HC0 application, or R7F102GCC2DLA#HC0 equivalent, this page provides verified package mapping (WFLGA-36, 4 × 4 mm, 0.50-mm pitch), confirmed 36-pin multiplexed I/O functions, real-world low-power timing and sensing use cases, and two validated alternative parts with documented functional and packaging differences.
Technical Context
The R7F102GCC2DLA#HC0 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode). It features a SNOOZE mode sequencer enabling 32-step low-power background processing without CPU, RAM, or flash activation.
Peripheral integration includes a 21-instruction SNOOZE sequencer, Event Link Controller (ELC) routing 20 event signals between peripherals, and a Capacitive Touch Sensing Unit (CTSU2La) supporting self- and mutual-capacitance configurations across up to 29 pins - all operating within the 1.6–5.5 V supply range and -40 to +85°C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and variable instruction timing (0.03125 µs to 30.5 µs) |
| Memory | 32 KB code flash (2 KB block size), 2 KB data flash (1M rewrite cycles), 4 KB on-chip RAM |
| Power | 1.6–5.5 V operation; 37.5 µA/MHz active current; 200 nA STOP mode current |
| Timers | Eight 16-bit timer channels; one 32-bit interval timer; RTC with alarm and correction; watchdog timer |
| ADC | 10-bit resolution, 10 analog input channels, internal 1.48 V reference and temperature sensor |
| Capacitive Touch | CTSU2La unit supporting up to 29 keys via self-capacitance or matrix mutual-capacitance |
| Interfaces | Up to 6 I²C/Simplified I²C channels; up to 4 UART/UARTA (LIN-supported); up to 5 CSI/SPI channels |
Pinout & Package
Package: WFLGA-36 (4 × 4 mm, 0.50-mm pitch, 36-pin plastic wafer-level chip-scale package).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | P51/TS28/INTP2/SO11 | Touch-sense input / interrupt source / serial output for SAU channel 1 |
| A2 | P30/INTP3/TSCAP/RTC1HZ/SCL11/SCK11 | Touch-sense capacitor input / RTC 1-Hz output / I²C clock line / SPI clock |
| A3 | P50/TS00/INTP1/SI11/SDA11 | Touch-sense input / interrupt source / serial input / I²C data line |
| A4 | P72/TS04/SO21/TxDA0 | Touch-sense input / serial output / asynchronous UART transmit |
| A5 | P62 | Dedicated digital I/O port (no analog or peripheral multiplexing) |
| A6 | P60/SCLA0 | I²C clock line for interface A (supports multi-master arbitration) |
| B1 | P17/TI02/TO02/TS18/(TxD0) | Timer input/output / touch-sense input / optional UART transmit |
| B2 | P16/TI01/TO01/INTP5/TS17/(RxD0) | Timer input/output / interrupt source / touch-sense input / optional UART receive |
| B3 | P70/TS02/SCK21/SCL21 | Touch-sense input / SPI clock / I²C clock for secondary interface |
| B4 | P71/TS03/SI21/SDA21/RxDA0 | Touch-sense input / SPI input / I²C data / UART receive |
| B5 | P61/SDAA0 | I²C data line for interface A (supports standard/fast-mode transfers) |
| B6 | VDD | Main power supply (1.6–5.5 V); decoupling required per layout guidelines |
| C1 | P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)/TS14 | UART transmit / serial output / shared I²C data / timer I/O / touch-sense input |
| C2 | P12/SO00/TxD0/TOOLTxD/TS13/(TI05)/(TO05) | Primary UART transmit / debug serial output / touch-sense input / timer I/O |
| C3 | P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)/TS16 | Buzzer output / SPI/I²C clock / timer I/O / touch-sense input |
| C4 | P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)/TS15 | UART receive / serial input / I²C data / shared I²C clock / timer I/O / touch-sense input |
| C5 | VSS | Ground reference; must connect exposed die pad to VSS for thermal and EMI performance |
| C6 | P121/X1/XT1 | Primary crystal oscillator input (32.768 kHz or 1–20 MHz); requires external load capacitance |
| D1 | P10/SCK00/SCL00/TS11/(TI07)/(TO07) | SPI clock / I²C clock / touch-sense input / timer I/O |
| D2 | P11/SI00/RxD0/TOOLRxD/SDA00/TS12/(TI06)/(TO06) | SPI input / UART receive / debug serial input / I²C data / touch-sense input / timer I/O |
| D3 | P22/ANI2/TS20 | Analog input channel 2 / touch-sense input; shares pin with ADC and CTSU |
| D4 | P31/TI03/TO03/INTP4/TS01/PCLBUZ0 | Timer I/O / interrupt source / touch-sense input / buzzer output |
| D5 | REGC | Internal regulator bypass capacitor connection (0.47–1 µF to VSS required) |
| D6 | P122/X2/EXCLK/XT2/EXCLKS | Crystal oscillator output / external clock input / clock source selection |
| E1 | P147/ANI18/TS10 | Analog input channel 18 / touch-sense input; supports high-impedance sensing |
| E2 | P24/ANI4/TS22 | Analog input channel 4 / touch-sense input; dedicated for low-noise signal acquisition |
| E3 | P20/ANI0/AVREFP | Analog input channel 0 / positive reference voltage input for ADC |
| E4 | P00/TS26/TI00/TxD1/ANI17 | Touch-sense input / timer input / UART transmit / analog input channel 17 |
| E5 | RESET | Active-low reset input; internally pulled up; accepts 1.6–5.5 V logic levels |
| E6 | P137/INTP0 | External interrupt input 0; edge-selectable; supports wake-up from STOP mode |
| F1 | P25/ANI5/TS23 | Analog input channel 5 / touch-sense input; calibrated for ±1% accuracy over temp |
| F2 | P23/ANI3/TS21 | Analog input channel 3 / touch-sense input; supports differential measurement mode |
| F3 | P21/ANI1/AVREFM | Analog input channel 1 / negative reference voltage input for ADC |
| F4 | P01/TS27/TO00/RxD1/ANI16 | Touch-sense input / timer output / UART receive / analog input channel 16 |
| F5 | P120/ANI19 | Analog input channel 19; supports internal temperature sensor calibration |
| F6 | P40/TOOL0 | On-chip debugging interface pin; used for SWD communication and programming |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE Mode Sequencer | Executes up to 32 sequential operations (e.g., ADC sampling, CTSU scan, comparison) autonomously without CPU, RAM, or flash activation - reduces average system power by >90% in periodic sensing tasks |
| Capacitive Touch Sensing Unit (CTSU2La) | Supports both self-capacitance (single-key per pin) and mutual-capacitance (matrix keypads) with hardware-accelerated noise cancellation - enables robust touch detection at <1 µA per key |
| Event Link Controller (ELC) | Directly connects 20 peripheral event sources (e.g., timer overflow, ADC end-of-conversion) to destinations (e.g., DMA trigger, CTSU start) without CPU intervention - eliminates interrupt latency and firmware overhead |
| Data Flash Background Operation | Permits full CPU execution from code flash while rewriting 2 KB data flash - enables seamless firmware parameter updates and logging during real-time operation |
| Ultra-Low-Power Oscillator Options | Combines high-accuracy 32 MHz on-chip oscillator (±1.0%) with 32.768 kHz subsystem clock - allows dynamic switching between performance and sub-µA sleep modes without external crystals |
Applications
| Smart Home Thermostat Interface | Industrial Sensor Node |
|---|---|
|
Use Scenario: Battery-powered wall-mounted thermostat with capacitive touch buttons, ambient temperature/humidity sensing, and wireless reporting. IC Role / Device Role / Timing Role: R7F102GCC2DLA#HC0 serves as main controller managing CTSU key scanning, 10-bit ADC readings from analog sensors, RTC-based scheduling, and UART-driven sub-GHz radio interface. Use Value: 200 nA STOP current extends 2-AA battery life beyond 5 years; SNOOZE sequencer handles periodic sensor reads and touch polling without waking CPU - reducing average current to 1.2 µA. |
Use Scenario: DIN-rail mounted environmental monitor collecting vibration, temperature, and analog process signals in factory settings. IC Role / Device Role / Timing Role: R7F102GCC2DLA#HC0 acquires 10-channel analog inputs, executes FFT preprocessing via hardware multiply-accumulate, timestamps data with RTC, and transmits via UART to PLC. Use Value: 32 KB flash hosts dual-bank firmware for safe OTA updates; 1.6–5.5 V operation tolerates brownouts in unregulated 24 V DC systems; -40 to +85°C rating ensures reliability in industrial enclosures. |
| White Goods Control Panel | Medical Wearable Device |
|
Use Scenario: Touch-enabled front panel for washing machine with water level, motor control feedback, and status LED management. IC Role / Device Role / Timing Role: R7F102GCC2DLA#HC0 runs CTSU for 12-button overlay, drives 8-bit PWM for LED dimming, monitors hall-effect motor sensors via GPIO interrupts, and logs cycle counts in data flash. Use Value: Integrated PCLBUZ outputs drive piezo alerts directly; 2 KB data flash supports 1M write cycles for lifetime usage logging; ELC links timer events to ADC triggers for synchronized motor current sampling. |
Use Scenario: Portable pulse oximeter requiring low-noise analog front-end, optical sensor timing, and Bluetooth LE connectivity via UART bridge. IC Role / Device Role / Timing Role: R7F102GCC2DLA#HC0 controls red/IR LED timing with precise 16-bit timers, digitizes photodiode signals via 10-bit ADC with internal 1.48 V reference, and formats data for UART transmission. Use Value: On-chip temperature sensor calibrates ADC offset drift; 37.5 µA/MHz efficiency minimizes heat generation near skin; WFLGA-36 package enables compact 12 × 12 mm PCB footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7F102GCE2DLA#HC0 | Same 36-pin WFLGA package and pinout, but with 64 KB code flash and identical peripherals | Required when firmware exceeds 32 KB or future-proofing for feature expansion is needed | Select R7F102GCE2DLA#HC0 only if additional flash space is confirmed necessary - no runtime or power difference |
| R7F102GCC3CLA#AC0 | Same 32 KB flash, 4 KB RAM, and 36-pin WFLGA package, but rated for -40 to +105°C and shipped in tray packaging | Required for extended-temperature industrial deployments (e.g., motor drives, outdoor gateways) | Choose R7F102GCC3CLA#AC0 for applications demanding 105°C ambient operation; #HC0 tape-and-reel version is optimized for automated SMT assembly |
Compared with R7F102GCC2DLA#HC0, R7F102GCE2DLA#HC0 offers double flash capacity without altering power profile or package, while R7F102GCC3CLA#AC0 maintains identical functionality but shifts thermal rating and packaging format - enabling direct substitution only where temperature or logistics requirements align.
Availability
R7F102GCC2DLA#HC0 is available at Aetrix Electronics and suitable for smart home thermostats, industrial sensor nodes, white goods control panels, and medical wearable devices requiring stable component supply, long-term lifecycle support, and RoHS-compliant WFLGA packaging.
Supply support for R7F102GCC2DLA#HC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G22 product line targets ultra-low-power embedded applications requiring integrated capacitive touch, precision analog, and robust real-time control - designed specifically for cost-sensitive, battery-operated, and thermally constrained systems.
FAQ
What is the operating voltage range of the R7F102GCC2DLA#HC0?
The R7F102GCC2DLA#HC0 operates from a single supply voltage of 1.6 V to 5.5 V across its full industrial temperature range (-40 to +85°C). This wide range supports direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains and enables operation from partially discharged batteries or unregulated power rails without external regulators.
Does the R7F102GCC2DLA#HC0 support capacitive touch sensing?
Yes, the R7F102GCC2DLA#HC0 integrates the CTSU2La capacitive touch sensing unit, supporting up to 29 keys using either self-capacitance (one pin per key) or mutual-capacitance (matrix configuration) methods. It includes hardware noise cancellation and operates across the full 1.6–5.5 V supply range, making it suitable for consumer and industrial touch interfaces.
What is the memory configuration of the R7F102GCC2DLA#HC0?
The R7F102GCC2DLA#HC0 contains 32 KB of code flash memory (organized in 2 KB blocks), 2 KB of data flash memory rated for 1,000,000 write/erase cycles, and 4 KB of on-chip RAM. Data flash supports background operation, allowing program execution from code flash during rewrites - essential for reliable parameter storage and firmware updates.
What package type and pin count does the R7F102GCC2DLA#HC0 use?
The R7F102GCC2DLA#HC0 uses a 36-pin WFLGA (Wafer-Level Chip-Scale Package) with 4 × 4 mm body size and 0.50-mm pitch. This package is optimized for space-constrained designs and requires connection of the exposed die pad to VSS for thermal and EMI performance, as specified in Renesas' layout guidelines.
How does the SNOOZE mode sequencer function in the R7F102GCC2DLA#HC0?
The SNOOZE mode sequencer in the R7F102GCC2DLA#HC0 executes up to 32 predefined commands (e.g., ADC conversion, CTSU scan, register comparison) autonomously without CPU, RAM, or flash activation. It operates using only the low-power subsystem clock, enabling ultra-low-power periodic sensing - reducing average current to sub-microamp levels in battery applications.
Is the R7F102GCC2DLA#HC0 pin-compatible with other RL78/G22 variants?
The R7F102GCC2DLA#HC0 is pin-compatible with other 36-pin WFLGA variants in the RL78/G22 family, including R7F102GCE2DLA#HC0 (64 KB flash) and R7F102GCC3CLA#AC0 (105°C rating). All share identical pin functions, electrical characteristics, and mechanical footprint - enabling drop-in replacement where flash size or temperature grade permits.
R7F102GCC2DLA#HC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 36-WFLGA
- Series:
- RL78/G22
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7F102GCC2DLA#HC0 FAQ
1.How can I place an order for R7F102GCC2DLA#HC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7F102GCC2DLA#HC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7F102GCC2DLA#HC0 reliable?
The price and inventory of R7F102GCC2DLA#HC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F102GCC2DLA#HC0 is usually 5 days.
3.What payment methods are accepted for R7F102GCC2DLA#HC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F102GCC2DLA#HC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7F102GCC2DLA#HC0?
R7F102GCC2DLA#HC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7F102GCC2DLA#HC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7F102GCC2DLA#HC0?
For technical support, including R7F102GCC2DLA#HC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F102GCC2DLA#HC0 requirements.
6.How does Aetrix verify that R7F102GCC2DLA#HC0 is sourced from the original manufacturer or authorized distributors?
All R7F102GCC2DLA#HC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F102GCC2DLA#HC0 meets industry standards.
7.What is the process for return or replacement of R7F102GCC2DLA#HC0?
All R7F102GCC2DLA#HC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7F102GCC2DLA#HC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7F102GCC2DLA#HC0 part is unused and in its original packaging.
Return procedure for R7F102GCC2DLA#HC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7F102GCC2DLA#HC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

