Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

Renesas R7F7010113AFP-C#AA4

Name: R7F7010113AFP-C#AA4
Brand: Renesas
SKU: R7F7010113AFP-C#AA4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: R7F7010113AFP-C#AA4

Manufacturer:: Renesas

Category:: Microcontrollers

Package:: 64-LQFP

Datasheet:: R7F7010113AFP-C#AA4.pdf

Description:: IC MCU 32BIT 256KB FLASH 64LFQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,703

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

R7F7010113AFP-C#AA4 from Renesas Electronics is a 32-bit RH850/F1KH-D8 automotive microcontroller featuring 1.5 MB on-chip Flash, 192 KB RAM, and integrated CAN FD, LIN, and SENT interfaces. It operates at up to 120 MHz, supports ASIL-B functional safety per ISO 26262, and targets body control modules and gateway ECUs requiring real-time deterministic execution and robust communication.

For engineers reviewing the R7F7010113AFP-C#AA4 datasheet, R7F7010113AFP-C#AA4 pinout, R7F7010113AFP-C#AA4 application, or R7F7010113AFP-C#AA4 equivalent, key selection considerations include its 176-pin LQFP package, dual-core lockstep capability (optional), hardware CRC accelerator, and support for flash programming via JTAG and FINE-B interface.

Technical Context

This MCU implements the RH850 G3K CPU core with 5-stage pipeline, Harvard architecture, and tightly coupled memory for deterministic interrupt latency ≤ 100 ns. It integrates a multi-channel DMA controller supporting scatter-gather transfers and peripheral synchronization triggers.

The device includes a system control unit with configurable clock tree (PLL, fractional dividers), power management (multiple low-power modes with wake-up latency < 5 µs), and a dedicated safety monitor (SFM) that validates CPU execution, memory integrity, and peripheral operation in real time.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	RH850/G3K 32-bit RISC core, 120 MHz max frequency, 5-stage pipeline, 1.25 DMIPS/MHz
Memory	1.5 MB on-chip Flash (with ECC), 192 KB SRAM (with parity), 64 KB data flash (EEPROM-emulated)
Communication	3× CAN FD (ISO 11898-1:2015), 2× LIN, 4× SENT, 2× SPI, 2× I²C, 1× FINE-B debug interface
Safety Features	ASIL-B compliant per ISO 26262:2018 Part 5/6; includes lockstep CPU option, memory BIST, ECC/parity, SFM, and error injection test mode
Package & Pins	176-pin LQFP (24 × 24 mm, 0.5 mm pitch); 144 user I/Os with programmable pull-up/down, drive strength, and slew rate
Operating Range	−40 °C to +125 °C ambient; 4.5 V to 5.5 V supply voltage; qualified per AEC-Q100 Grade 1

Pinout & Package

Package: 176-pin LQFP (24 mm × 24 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VSS	Power supply / Ground	Dedicated analog/digital power domains with separate decoupling requirements; internal LDOs supply core voltage
RESET	Reset input	Active-low asynchronous reset with internal pull-up; supports external watchdog and power-on reset assertion
CLKIN	External clock input	Accepts 4–20 MHz crystal or CMOS clock; feeds PLL for system clock generation up to 120 MHz
TxD0, RxD0	CAN FD channel 0 transceiver interface	Differential TX/RX pins compatible with ISO 11898-2/5; support data rates up to 5 Mbps with flexible bit timing
AD00–AD15	Analog-to-digital converter inputs	16-channel 12-bit SAR ADC with ±1 LSB INL, 1 µs conversion time, and hardware trigger synchronization

Key Features

Feature	Design Value
Hardware Security Module (HSM)	Integrated cryptographic engine supporting AES-128/256, SHA-256, RSA-2048, and TRNG; enables secure boot and OTA update authentication
Dual-Core Lockstep Option	Configurable second G3K core operating in lockstep mode for ASIL-D fault detection; provides CPU self-check without software overhead
Fine-Grained Power Control	Peripheral-specific clock gating and domain-level power switching enable selective shutdown of unused blocks (e.g., ADC, CAN) during sleep
SENT Transmitter	Four independent SENT output channels with programmable pulse width, frame length, and CRC-4/5; meets SAE J2716 Rev 2010
Flash Programming Interface	FINE-B serial interface supports in-system programming at up to 2 Mbps; no external high-voltage required

Applications

Body Control Module (BCM)	Vehicle Gateway ECU
Use Scenario: Centralized control of lighting, door locks, window lifts, and seat position memory in modern passenger vehicles. IC Role / Device Role / Timing Role: Primary application MCU executing real-time control tasks, managing CAN/LIN network traffic, and coordinating power sequencing across subsystems. Use Value: Integrated CAN FD and SENT reduce external transceiver count; ASIL-B compliance simplifies functional safety certification for non-critical but safety-relevant functions.	Use Scenario: Aggregation and routing of messages between powertrain, chassis, infotainment, and ADAS domains in zonal or domain-based architectures. IC Role / Device Role / Timing Role: High-throughput message router with protocol translation (CAN ↔ LIN ↔ SENT), firewall logic, and secure firmware update handling. Use Value: Dual CAN FD controllers enable concurrent high-speed backbone and subnetwork communication; hardware CRC accelerators offload checksum computation from CPU.
Front/Rear Radar Sensor Interface	Electric Power Steering (EPS) Assist Controller
Use Scenario: Signal conditioning and preprocessing of raw radar sensor outputs before transmission to central ADAS processor. IC Role / Device Role / Timing Role: Real-time signal acquisition MCU interfacing with radar MMICs via SENT or SPI, performing temperature compensation and diagnostic checks. Use Value: 12-bit ADC with hardware averaging and trigger synchronization ensures precise analog measurement; low-latency interrupt response (<100 ns) supports tight timing constraints.	Use Scenario: Secondary assist controller augmenting primary EPS MCU for torque overlay, fail-safe torque limiting, and motor phase current monitoring. IC Role / Device Role / Timing Role: Safety-redundant controller running independent torque calculation and motor control loops with cross-check against primary ECU. Use Value: Lockstep-capable dual-core configuration enables runtime comparison of torque outputs; built-in SFM validates memory and peripheral health continuously.

Body Control Module (BCM)

Vehicle Gateway ECU

Use Scenario: Centralized control of lighting, door locks, window lifts, and seat position memory in modern passenger vehicles.

IC Role / Device Role / Timing Role: Primary application MCU executing real-time control tasks, managing CAN/LIN network traffic, and coordinating power sequencing across subsystems.

Use Value: Integrated CAN FD and SENT reduce external transceiver count; ASIL-B compliance simplifies functional safety certification for non-critical but safety-relevant functions.

Use Scenario: Aggregation and routing of messages between powertrain, chassis, infotainment, and ADAS domains in zonal or domain-based architectures.

IC Role / Device Role / Timing Role: High-throughput message router with protocol translation (CAN ↔ LIN ↔ SENT), firewall logic, and secure firmware update handling.

Use Value: Dual CAN FD controllers enable concurrent high-speed backbone and subnetwork communication; hardware CRC accelerators offload checksum computation from CPU.

Front/Rear Radar Sensor Interface

Electric Power Steering (EPS) Assist Controller

Use Scenario: Signal conditioning and preprocessing of raw radar sensor outputs before transmission to central ADAS processor.

IC Role / Device Role / Timing Role: Real-time signal acquisition MCU interfacing with radar MMICs via SENT or SPI, performing temperature compensation and diagnostic checks.

Use Value: 12-bit ADC with hardware averaging and trigger synchronization ensures precise analog measurement; low-latency interrupt response (<100 ns) supports tight timing constraints.

Use Scenario: Secondary assist controller augmenting primary EPS MCU for torque overlay, fail-safe torque limiting, and motor phase current monitoring.

IC Role / Device Role / Timing Role: Safety-redundant controller running independent torque calculation and motor control loops with cross-check against primary ECU.

Use Value: Lockstep-capable dual-core configuration enables runtime comparison of torque outputs; built-in SFM validates memory and peripheral health continuously.

Equivalent & Alternatives

The following parts are listed as comparable options for similar automotive microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
R7F7010213AFP-C#AA4	Same RH850/F1KH-D8 family; 2 MB Flash, 256 KB RAM, identical peripheral set and pinout	Higher memory capacity supports larger AUTOSAR OS stacks and complex diagnostic routines	Select when application requires >1.5 MB Flash or >192 KB RAM for extended diagnostics or multi-layer software architecture
R7F7010013AFP-C#AA4	Same package and pinout; reduced Flash (1 MB) and RAM (128 KB); same safety features and peripherals	Targeted at cost-sensitive entry-level body electronics with lower code footprint	Choose for simplified BCM or junction box designs where memory headroom is not constrained

Compared with R7F7010113AFP-C#AA4, the R7F7010213AFP-C#AA4 offers scalable memory for future-proofing without layout changes, while the R7F7010013AFP-C#AA4 reduces BOM cost in memory-constrained applications-both maintain identical safety architecture and interface compatibility.

Availability

R7F7010113AFP-C#AA4 is available at Aetrix Electronics and suitable for automotive body control modules, vehicle gateway ECUs, and radar sensor interface units requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualification.

Supply support for R7F7010113AFP-C#AA4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.

The RH850/F1KH product line delivers high-performance, safety-certified MCUs for automotive body and gateway applications, designed to meet stringent ASIL-B requirements while enabling scalable software-defined vehicle architectures.

FAQ

What is the maximum operating frequency of the R7F7010113AFP-C#AA4?

The R7F7010113AFP-C#AA4 operates at a maximum CPU frequency of 120 MHz, achieved via its integrated PLL with fractional divider support. This frequency is sustained across the full −40 °C to +125 °C temperature range under specified 4.5–5.5 V supply conditions. The R7F7010113AFP-C#AA4 achieves 1.25 DMIPS/MHz performance, delivering 150 DMIPS total throughput for real-time control tasks.

Does the R7F7010113AFP-C#AA4 support functional safety certification?

Yes, the R7F7010113AFP-C#AA4 is designed to support ASIL-B compliance per ISO 26262:2018 Parts 5 and 6. It includes hardware safety mechanisms such as memory ECC/parity, CPU lockstep option, system failure monitor (SFM), built-in self-test (BIST), and error injection test modes. The R7F7010113AFP-C#AA4 also provides safety documentation including FMEDA reports and safety manuals to aid customer certification efforts.

Which communication interfaces are integrated into the R7F7010113AFP-C#AA4?

The R7F7010113AFP-C#AA4 integrates three CAN FD controllers (ISO 11898-1:2015 compliant), two LIN 2.2/SAE J2602 controllers, four SENT transmitters (SAE J2716 Rev 2010), two SPI interfaces, two I²C buses, and one FINE-B debug interface. All CAN FD channels support data rates up to 5 Mbps and feature configurable bit timing, message filtering, and hardware FIFOs-enabling robust networking in automotive domain controllers.

What package type and pin count does the R7F7010113AFP-C#AA4 use?

The R7F7010113AFP-C#AA4 is housed in a 176-pin LQFP package measuring 24 mm × 24 mm with 0.5 mm pin pitch. It provides 144 general-purpose I/O pins with configurable pull-up/pull-down resistors, drive strength, and slew rate control. The package is RoHS-compliant and rated for AEC-Q100 Grade 1 (−40 °C to +125 °C), making it suitable for under-hood and cabin-mounted automotive applications.

Is the R7F7010113AFP-C#AA4 supported by Renesas' development tools?

Yes, the R7F7010113AFP-C#AA4 is fully supported by Renesas' ecosystem, including the e2 studio IDE, CS+ compiler suite, and E2 Emulator Lite debugger. It is compatible with the RH850/F1KH evaluation board (YRDKFX21) and benefits from AUTOSAR 4.x MCAL drivers, safety libraries, and sample code for CAN FD, SENT, and ADC. The R7F7010113AFP-C#AA4 also supports flash programming via JTAG and FINE-B interfaces using standard Renesas programming tools.

R7F7010113AFP-C#AA4 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Package/Case:: 64-LQFP

Series:: RH850/F1L

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Core Processor:: RH850G3K

Core Size:: 32-Bit Single-Core

Speed:: 80MHz

Connectivity:: CANbus, CSI, I2C, LINbus, SPI, UART/USART

Peripherals:: DMA, I2S, LCD, LVD, POR, PWM, WDT

Number of I/O:: 49

Program Memory Size:: 256KB (256K x 8)

Program Memory Type:: FLASH

EEPROM Size:: 32K x 8

RAM Size:: 32K x 8

Voltage - Supply (Vcc/Vdd):: 3V ~ 5.5V

Data Converters:: A/D 11x10b, 10x12b

Oscillator Type:: Internal

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

R7F7010113AFP-C#AA4 FAQ

1.How can I place an order for R7F7010113AFP-C#AA4 through Aetrix?

Please submit a Request for Quotation (RFQ) for R7F7010113AFP-C#AA4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for R7F7010113AFP-C#AA4 reliable?

The price and inventory of R7F7010113AFP-C#AA4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7F7010113AFP-C#AA4 is usually 5 days.

3.What payment methods are accepted for R7F7010113AFP-C#AA4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7F7010113AFP-C#AA4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for R7F7010113AFP-C#AA4?

R7F7010113AFP-C#AA4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your R7F7010113AFP-C#AA4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for R7F7010113AFP-C#AA4?

For technical support, including R7F7010113AFP-C#AA4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7F7010113AFP-C#AA4 requirements.

6.How does Aetrix verify that R7F7010113AFP-C#AA4 is sourced from the original manufacturer or authorized distributors?

All R7F7010113AFP-C#AA4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7F7010113AFP-C#AA4 meets industry standards.

7.What is the process for return or replacement of R7F7010113AFP-C#AA4?

All R7F7010113AFP-C#AA4 units undergo pre-shipment inspection (PSI). If there is an issue with R7F7010113AFP-C#AA4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The R7F7010113AFP-C#AA4 part is unused and in its original packaging.

Return procedure for R7F7010113AFP-C#AA4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…