Renesas R7FA6M5AG3CFB#BA0
- Part No.:
- R7FA6M5AG3CFB#BA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R7FA6M5AG3CFB#BA0.pdf
- Description:
- MCU RA6 ARM CM33 200MHZ 1.5M/512
- Quantity:
- Payment:

- Shipping:

Inventory:2,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7FA6M5AG3CFB#BA0 from Renesas is a high-performance 32-bit Arm Cortex-M33 microcontroller operating at up to 200 MHz, featuring 1.5 MB dual-bank code flash, 8 KB data flash, 512 KB SRAM with ECC/parity, integrated Ethernet MAC, USB 2.0 High-Speed and Full-Speed, dual CAN FD, QSPI/OSPI, and Secure Crypto Engine (SCE9) with TrustZone for secure embedded applications in industrial gateways and connected edge devices.
For engineers reviewing the R7FA6M5AG3CFB#BA0 datasheet, R7FA6M5AG3CFB#BA0 pinout, R7FA6M5AG3CFB#BA0 application, or R7FA6M5AG3CFB#BA0 equivalent, key selection criteria include its -40°C to +105°C operation, 144-pin LQFP package, dual CAN FD support, hardware-accelerated cryptography (AES/RSA/ECC/SHA256), and integrated Ethernet PHY interface capability via RMII.
Technical Context
The R7FA6M5AG3CFB#BA0 implements Armv8-M with TrustZone security extension, enabling strict isolation between secure and non-secure firmware execution environments. Its memory subsystem includes dual-bank flash supporting background programming and SWAP operations, plus 512 KB SRAM partitioned with 448 KB parity and 64 KB ECC protection.
Connectivity is centered on concurrent high-speed interfaces: Ethernet MAC (RMII-only), USBHS/USBFS with internal transceivers, two CAN FD controllers (16 TX/RX buffers each), SDHI, SSIE, CEC, and 10-channel SCI with UART/IIC/SPI/Manchester modes - all managed via Event Link Controller (ELC) and 8-channel DMAC for CPU-offload data movement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 200 MHz max; supports TrustZone and PMSAv8 MPU for secure/non-secure memory isolation. |
| Flash Memory | 1.5 MB code flash with dual-bank architecture enabling background erase/program and atomic SWAP for zero-downtime firmware updates. |
| SRAM | 512 KB on-chip SRAM: 448 KB with parity, 64 KB with ECC - critical for safety-critical real-time tasks and fault detection. |
| Operating Temp | -40°C to +105°C industrial grade - validated for extended thermal cycling in factory automation and motor control enclosures. |
| Package | 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch); 109 I/O pins, 21 with 5-V tolerance, N-ch open-drain outputs on all I/Os. |
| Security | Secure Crypto Engine (SCE9) with AES-128/256, RSA-2048/4096, ECC-P256/P384, SHA256, GHASH, tamper detection, and 128-bit unique ID. |
| Connectivity | Dual CAN FD (ISO 11898-1), USB 2.0 HS/FS, Ethernet MAC (RMII), QSPI/OSPI, SDHI, 3× I2C, 2× SPI, 10× SCI, SSIE, CEC. |
Pinout & Package
144-pin LQFP (PLQP0144KA-B), 20 mm × 20 mm, 0.5 mm pitch, -40°C to +105°C operating range. Package includes 109 general-purpose I/O pins, 21 of which are 5-V tolerant, with N-ch open-drain capability and configurable pull-up resistors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated power rails with local 0.1 µF decoupling required; VCL/VCL0 for internal LDO stabilization. |
| XTAL / EXTAL | Main clock oscillator | Supports 8–24 MHz crystal or external clock input for precise system timing and PLL reference. |
| VBATT | Battery backup | Enables RTC calendar operation and backup SRAM retention during main power loss. |
| RES | Reset input | Active-low asynchronous reset; initiates full device initialization and security state reset. |
| MD | Mode control | Configures single-chip vs. SCI/USB boot mode; must remain stable during reset release. |
| ETXD0–ETXD3 / ERXD0–ERXD3 | Ethernet RMII interface | 4-pin RMII data bus (2-bit TX, 2-bit RX) - requires external PHY for 10/100 Mbps Ethernet connectivity. |
| ETXEN / ERXDV / ECRS_DV / EREF_CLK | Ethernet RMII control | RMII timing and validity signals; EREF_CLK sourced from internal PLL or external 50 MHz reference. |
| USBDP / USBDM | USB 2.0 HS/FS differential pair | Integrated transceiver supports both host and device roles; no external PHY needed for FS/HS operation. |
| CANFD0_TX / CANFD0_RX / CANFD1_TX / CANFD1_RX | CAN FD channel I/O | Dual independent CAN FD controllers; each supports classical CAN and CAN FD frames up to 64-byte payloads at 5 Mbps. |
| QSPI_IO0–QSPI_IO3 / QSPI_CLK / QSPI_CS | Quad SPI interface | Direct connection to serial NOR/NAND flash; supports XIP (execute-in-place) and secure boot from external memory. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with SWAP | Enables seamless firmware updates without halting real-time operation - essential for always-on industrial controllers. |
| Hardware crypto acceleration | SCE9 offloads AES/RSA/ECC/SHA256 from CPU, reducing latency for TLS handshake, secure boot, and OTA update verification. |
| TrustZone-enforced memory partitioning | Allows secure bootloader, key storage, and cryptographic operations to be isolated from application firmware - meeting PSA Level 2 requirements. |
| Event Link Controller (ELC) | Permits direct peripheral-to-peripheral triggering (e.g., ADC conversion completion → DMA transfer → GPT capture) without CPU intervention. |
| RMII Ethernet interface | Reduces BOM cost and PCB area by eliminating external PHY; supports IEEE 802.3-compliant 10/100 Mbps communication with low-latency packet handling. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Aggregating Modbus RTU, CAN FD, and EtherNet/IP fieldbus data into MQTT/HTTPS cloud uplinks in factory automation. IC Role / Device Role / Timing Role: Central protocol translator and TLS-secured edge router with deterministic real-time scheduling via GPT32 timers. Use Value: Dual CAN FD + Ethernet + USB enables multi-protocol bridging; SCE9 accelerates TLS 1.2/1.3 handshakes for sub-100ms secure session establishment. | Use Scenario: Tamper-resistant firmware update agent in smart metering or building HVAC controllers with remote diagnostics. IC Role / Device Role / Timing Role: Secure boot root-of-trust and authenticated firmware validation engine using TrustZone-isolated flash and SCE9 signature verification. Use Value: Hardware-enforced secure lifecycle management prevents rollback attacks; 128-bit unique ID enables per-device certificate binding. |
| Motor Control Hub | Medical Data Logger |
Use Scenario: BLDC motor drive with position sensing, current feedback, and CAN FD command interface in robotic actuators. IC Role / Device Role / Timing Role: Real-time PWM generator (GPT32 × 4) with Hall sensor inputs (GTIU/GTIV/GTIW) and synchronized ADC sampling (ADC12 interleaved at 5 Msps). Use Value: Precise 3-phase PWM output (GTOUUP/GTOULO etc.) and hardware-triggered ADC reduce jitter to <100 ns - critical for torque ripple minimization. | Use Scenario: Battery-powered patient monitor logging ECG, temperature, and SpO₂ with encrypted local storage and USB medical device class (USBD) export. IC Role / Device Role / Timing Role: Low-power data acquisition hub with VBATT-backed RTC, 12-bit ADC/DAC for analog front-end, and USBFS for HIPAA-compliant data transfer. Use Value: 5-V tolerant I/O interfaces directly to legacy medical sensors; 8 KB data flash provides 100,000-cycle wear-leveling for long-term parameter logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Arm Cortex-M33 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7FA6M5AH3CFB#BA0 | 2 MB code flash (vs. 1.5 MB), same 144-pin LQFP, identical peripherals and security features. | Required when firmware image size exceeds 1.5 MB or dual-bank SWAP is needed for larger update partitions. | Select R7FA6M5AH3CFB#BA0 if future firmware growth or A/B update partitioning demands >1.5 MB flash capacity. |
| R7FA6M5BG3CFB#BA0 | 1 MB code flash, same package and temperature grade; lacks OSPI and one CAN FD channel (only one CAN FD supported). | Suitable for cost-sensitive designs where Ethernet + single CAN FD + USB is sufficient and flash headroom is limited. | Choose R7FA6M5BG3CFB#BA0 only if OSPI and second CAN FD are unused - avoids over-specification and reduces BOM cost. |
Compared with R7FA6M5AG3CFB#BA0, R7FA6M5AH3CFB#BA0 offers higher flash density for complex protocol stacks, while R7FA6M5BG3CFB#BA0 reduces cost and footprint where dual CAN FD and OSPI are unnecessary - all share identical pinout, clocking, and security architecture.
Availability
R7FA6M5AG3CFB#BA0 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, motor control hubs, and medical data loggers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R7FA6M5AG3CFB#BA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in microcontrollers, analog, power, and SoC technologies.
The RA6M5 Group targets high-performance, secure, and connected embedded applications - designed specifically for industrial automation, building control, and edge AI inference where real-time responsiveness, functional safety, and cybersecurity are mandatory.
FAQ
What is the maximum operating frequency of the R7FA6M5AG3CFB#BA0?
The R7FA6M5AG3CFB#BA0 operates at a maximum frequency of 200 MHz using its Arm Cortex-M33 core. This speed is achieved via the integrated PLL driven by the main clock oscillator (8–24 MHz crystal) or high-speed on-chip oscillator (HOCO). The core sustains this frequency under full peripheral load within the -40°C to +105°C operating range, with voltage regulation maintained at VCC = 2.7–3.6 V.
Does the R7FA6M5AG3CFB#BA0 support Ethernet connectivity, and what interface does it use?
Yes, the R7FA6M5AG3CFB#BA0 integrates an Ethernet MAC controller compliant with IEEE 802.3, supporting 10/100 Mbps operation exclusively via the Reduced Media Independent Interface (RMII). It requires an external PHY IC but includes all MAC-layer logic, DMA integration (EDMAC), and RMII signal routing (ETXD0–3, ERXD0–3, ETXEN, ERXDV, EREF_CLK) on dedicated pins - no software stack modification is needed for standard TCP/IP implementation.
How many CAN FD channels does the R7FA6M5AG3CFB#BA0 include, and what are their capabilities?
The R7FA6M5AG3CFB#BA0 includes two fully independent CAN FD controllers compliant with ISO 11898-1. Each supports classical CAN (up to 1 Mbps) and CAN FD (up to 5 Mbps data phase), with 16 dedicated transmit buffers and 16 receive buffers per channel. Both channels support bit-rate switching, flexible data-length (up to 64 bytes), and hardware message filtering - enabling simultaneous high-bandwidth vehicle diagnostics and real-time actuator control in industrial networks.
What security features are implemented in the R7FA6M5AG3CFB#BA0 beyond Arm TrustZone?
Beyond Arm TrustZone, the R7FA6M5AG3CFB#BA0 integrates the Secure Crypto Engine (SCE9) with hardware-accelerated AES-128/256, RSA-2048/4096, ECC-P256/P384, SHA256, and GHASH. It also provides tamper detection pins, secure key management with protected storage, power analysis resistance, and a 128-bit unique ID fused at manufacture - collectively enabling PSA Certified Level 2 compliance and secure boot, firmware authentication, and TLS offload without external secure elements.
Is the R7FA6M5AG3CFB#BA0 pin-compatible with other RA6M5 variants in the same package?
Yes, the R7FA6M5AG3CFB#BA0 is fully pin-compatible with all other RA6M5 Group members in the 144-pin LQFP package (e.g., R7FA6M5AH3CFB#BA0, R7FA6M5BG3CFB#BA0), sharing identical pin functions, electrical characteristics, and mechanical footprint. This allows direct substitution for flash capacity scaling or feature reduction without PCB redesign - provided the target variant's peripheral enablement (e.g., OSPI, second CAN FD) matches the design requirements.
R7FA6M5AG3CFB#BA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RA6M5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 200MHz
- Connectivity:
- CANbus, Ethernet, I2C, MMC/SD, SCI, SPI, QSPI, UART/USART, USB
- Peripherals:
- Crypto - AES, DMA, LVD, POR, PWM, RSA, SHA, Temp Sensor, WDT
- Number of I/O:
- 109
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 25x12b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7FA6M5AG3CFB#BA0 FAQ
1.How can I place an order for R7FA6M5AG3CFB#BA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7FA6M5AG3CFB#BA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7FA6M5AG3CFB#BA0 reliable?
The price and inventory of R7FA6M5AG3CFB#BA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7FA6M5AG3CFB#BA0 is usually 5 days.
3.What payment methods are accepted for R7FA6M5AG3CFB#BA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7FA6M5AG3CFB#BA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7FA6M5AG3CFB#BA0?
R7FA6M5AG3CFB#BA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7FA6M5AG3CFB#BA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7FA6M5AG3CFB#BA0?
For technical support, including R7FA6M5AG3CFB#BA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7FA6M5AG3CFB#BA0 requirements.
6.How does Aetrix verify that R7FA6M5AG3CFB#BA0 is sourced from the original manufacturer or authorized distributors?
All R7FA6M5AG3CFB#BA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7FA6M5AG3CFB#BA0 meets industry standards.
7.What is the process for return or replacement of R7FA6M5AG3CFB#BA0?
All R7FA6M5AG3CFB#BA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7FA6M5AG3CFB#BA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7FA6M5AG3CFB#BA0 part is unused and in its original packaging.
Return procedure for R7FA6M5AG3CFB#BA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7FA6M5AG3CFB#BA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

