Renesas R7FA6M5BG3CFB#AA0
- Part No.:
- R7FA6M5BG3CFB#AA0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R7FA6M5BG3CFB#AA0.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:240
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7FA6M5BG3CFB#AA0 from Renesas is a high-performance 32-bit Arm Cortex-M33 microcontroller operating at up to 200 MHz, featuring 1.5 MB code flash, 8 KB data flash, 512 KB SRAM with ECC/parity, dual CAN FD, Ethernet MAC, USB 2.0 HS/FS, QSPI/OSPI, and integrated Secure Crypto Engine (SCE9) with TrustZone for secure embedded applications including industrial gateways and connected HMI systems.
For engineers reviewing the R7FA6M5BG3CFB#AA0 datasheet, R7FA6M5BG3CFB#AA0 pinout, R7FA6M5BG3CFB#AA0 application, or R7FA6M5BG3CFB#AA0 equivalent, key selection considerations include its -40°C to +105°C operation, 144-pin LQFP package, dual-bank flash for safe firmware updates, hardware-accelerated AES/RSA/ECC, and support for RMII Ethernet and SDHI host interfaces.
Technical Context
The R7FA6M5BG3CFB#AA0 implements Armv8-M with TrustZone, enabling secure and non-secure execution environments managed by separate MPUs (8 regions each). Its memory subsystem includes dual-bank flash supporting background programming and SWAP operations, critical for over-the-air (OTA) firmware updates without system interruption.
Connectivity is centered on deterministic real-time I/O: two CAN FD controllers (16 TX/RX buffers each), Ethernet MAC with RMII interface, USB 2.0 High-Speed device/host, and dual high-speed serial interfaces (QSPI and OSPI) for external XIP-capable memory. Analog integration includes dual 12-bit ADCs (5 Msps interleaved), dual DACs, and temperature sensor with dedicated ADC channel.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M33 @ 200 MHz with TrustZone and dual MPU (8 secure + 8 non-secure regions) |
| Memory | 1.5 MB dual-bank code flash (background/SWAP), 8 KB data flash (100k P/E cycles), 512 KB SRAM (448 KB parity + 64 KB ECC) |
| Operating Temp | -40°C to +105°C - qualified for extended industrial and automotive under-hood applications |
| Package | 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch) - compatible with standard reflow and manual inspection |
| Security | Secure Crypto Engine 9 (AES-128/256, RSA-2048/3072, ECC-256/384, SHA-224/256) + tamper detection + lifecycle management |
| Peripherals | Dual CAN FD, Ethernet MAC (RMII), USB 2.0 HS/FS, QSPI/OSPI, SDHI, 10× SCI, 3× I²C, 2× SPI, SSIE, CEC, RTC with VBATT backup |
| Analog | ADC12 × 2 (13/16 ch, 5 Msps interleaved), DAC12 × 2, TSN with internal reference |
Pinout & Package
144-pin LQFP (PLQP0144KA-B), 20 mm × 20 mm, 0.5 mm pitch, -40°C to +105°C ambient rating. Pin count includes 109 general-purpose I/O pins, 1 dedicated input, 110 pull-up resistors, 109 N-ch open-drain outputs, and 21 5-V tolerant pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Primary core power domain (2.7–3.6 V); decoupling required per datasheet layout guidelines |
| VBATT | Battery backup supply | Enables RTC calendar, SOSC, and backup RAM retention during main power loss |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz crystal; enables precise timing for USB, Ethernet, and real-time control loops |
| MD | Mode configuration | Defines boot source (flash vs. SCI/USB) at reset; must be stable during power-on sequence |
| RES | Active-low reset input | Asynchronous hard reset; initiates full system initialization and security state reset |
| ETXD0–3 / ERXD0–3 | Ethernet RMII interface | Direct connection to PHY without external glue logic; supports 10/100 Mbps full-duplex |
| TXDn / RXDn (SCI) | UART/SCI serial interface | 10 independent channels; supports asynchronous, smart card, Manchester, and simple SPI/I²C modes |
| CANFD0_TX / CANFD0_RX | CAN FD Channel 0 | Differential signaling pair; supports ISO 11898-1 frames up to 5 Mbps with flexible data rate |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 High-Speed physical layer | Integrated transceiver supports HS/FS device/host; VBUS sensing enables OTG role negotiation |
| QSPI_IO0–3 / OSPI_IO0–7 | Quad/Octa SPI data lanes | Enables XIP from external flash; OSPI supports OctaFlash/OctaRAM with single/dual/octal transfer modes |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with SWAP | Enables atomic firmware updates: new image written to inactive bank while active bank runs; SWAP command atomically switches banks in <10 µs |
| Secure Crypto Engine 9 | Hardware-accelerated AES-128/256 encryption/decryption, RSA-2048 signing/verification, and SHA-256 hashing - offloads CPU and prevents side-channel leakage |
| TrustZone-enforced isolation | Configurable secure/non-secure memory regions (flash/SRAM/data flash) and peripheral attribution - prevents unauthorized access to keys or secure boot code |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., ADC conversion complete → DMA transfer → GPT timer start) without CPU intervention, reducing latency and ISR overhead |
| Capacitive Touch Sensing Unit (CTSU) | 15-channel touch sensing with built-in noise cancellation - supports slider, wheel, and proximity detection using only MCU pins and no external components |
| Low-power AGT timers | Six 16-bit asynchronous timers powered from LOCO (32.768 kHz); operate in Deep Software Standby mode to wake on external pulse or periodic event |
Applications
| Industrial Gateway | Secure HMI Terminal |
|---|---|
Use Scenario: Edge gateway aggregating Modbus RTU, CAN FD, and Ethernet traffic for cloud telemetry in factory automation. IC Role / Device Role / Timing Role: Central protocol translator and secure data concentrator with real-time scheduling via GPT32 timers and ELC-triggered DMA transfers. Use Value: Dual CAN FD + Ethernet MAC + USB HS enables concurrent fieldbus bridging and remote firmware update; SCE9 encrypts payload before transmission. | Use Scenario: Touch-enabled operator panel with encrypted login, biometric data capture, and local audit logging. IC Role / Device Role / Timing Role: Main controller executing secure UI stack, managing CTSU touch inputs, and storing credentials in protected flash regions. Use Value: TrustZone isolates secure boot and key storage; CTSU provides 15-channel capacitive sensing; RTC+VBATT maintains time across power cycles. |
| Medical Data Logger | Smart Energy Meter |
Use Scenario: Portable diagnostic device acquiring analog sensor data (ECG, SpO₂), storing locally, and transmitting via USB or Ethernet. IC Role / Device Role / Timing Role: High-precision analog front-end controller with synchronized ADC sampling, ECC-protected SRAM buffering, and USB HS bulk transfer. Use Value: Dual 12-bit ADCs achieve 5 Msps interleaved sampling; 512 KB ECC SRAM ensures data integrity during transient power events. | Use Scenario: Revenue-grade meter with metrology SoC interface, tamper detection, and secure firmware updates over PLC or RF link. IC Role / Device Role / Timing Role: Security co-processor and communication hub handling SEED-based encryption, LVD monitoring, and RTC-corrected billing intervals. Use Value: Tamper pins detect enclosure breach; SCE9 accelerates AES-GCM for DLMS/COSEM; LVD0/LVD1/LVD2 provide three-tier brown-out protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Arm Cortex-M33 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7FA6M5BH3CFB#AA0 | 2 MB code flash (vs. 1.5 MB), same peripherals, package, and temp grade | Preferred where larger OTA image partitions or dual-application storage is required | Select when firmware size exceeds 1.5 MB or when future-proofing for feature expansion is needed |
| R7FA6M5AG3CFB#AA0 | 1.5 MB flash but Classical CAN only (no CAN FD), identical package and temp range | Suitable for legacy CAN networks without FD bandwidth or protocol flexibility requirements | Choose only if CAN FD is not required; lower cost alternative with identical footprint and pinout |
Compared with R7FA6M5BG3CFB#AA0, the BH3CFB variant adds 512 KB flash capacity for larger secure boot images or dual-bank redundancy, while the AG3CFB variant removes CAN FD capability-making it unsuitable for high-bandwidth vehicle diagnostics or industrial motion control where FD frame payloads exceed 8 bytes.
Availability
R7FA6M5BG3CFB#AA0 is available at Aetrix Electronics and suitable for industrial gateways, secure HMI terminals, medical data loggers, and smart energy meters requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R7FA6M5BG3CFB#AA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in microcontrollers, analog, power, and connectivity technologies.
The RA6M5 Group targets high-performance, secure, and scalable industrial and IoT edge applications, combining Arm Cortex-M33 with hardware security, rich connectivity, and robust real-time capabilities for next-generation connected devices.
FAQ
What is the maximum operating frequency of the R7FA6M5BG3CFB#AA0?
The R7FA6M5BG3CFB#AA0 operates at a maximum frequency of 200 MHz using the Arm Cortex-M33 core. This speed is achieved with the PLL clock source and requires proper decoupling and thermal management per the datasheet's layout guidelines. The core supports dynamic voltage and frequency scaling (DVFS) to reduce power during low-load conditions while maintaining real-time determinism.
Does the R7FA6M5BG3CFB#AA0 support CAN FD, and how many channels are available?
Yes, the R7FA6M5BG3CFB#AA0 supports CAN with Flexible Data-rate (CAN FD) on two independent channels. Each channel provides 16 transmit and 16 receive buffers, complies with ISO 11898-1, and supports bit rates up to 5 Mbps in FD mode. This enables high-throughput diagnostics and control messaging in automotive and industrial networks without requiring external CAN FD controllers.
What security features does the R7FA6M5BG3CFB#AA0 integrate beyond Arm TrustZone?
Beyond Arm TrustZone, the R7FA6M5BG3CFB#AA0 integrates the Secure Crypto Engine 9 (SCE9) with hardware acceleration for AES-128/256, RSA-2048/3072, ECC-256/384, and SHA-224/256. It also includes tamper detection pins, power analysis resistance, unique 128-bit ID, and device lifecycle management - all coordinated with TrustZone to form a certified secure element foundation for secure boot and key provisioning.
Which package type and pin count does the R7FA6M5BG3CFB#AA0 use?
The R7FA6M5BG3CFB#AA0 uses a 144-pin LQFP package (PLQP0144KA-B), measuring 20 mm × 20 mm with 0.5 mm pitch. It provides 109 general-purpose I/O pins, 21 of which are 5-V tolerant, and supports -40°C to +105°C operation. This package is optimized for manual assembly, optical inspection, and thermal dissipation in space-constrained industrial PCBs.
Does the R7FA6M5BG3CFB#AA0 include Ethernet capability, and what interface does it support?
Yes, the R7FA6M5BG3CFB#AA0 includes a single-channel Ethernet MAC (ETHERC) compliant with IEEE 802.3, connected to the Ethernet DMA Controller (EDMAC) for zero-copy packet transfers. It supports RMII interface only - requiring an external PHY with 50 MHz reference clock - and does not support MII or GMII. This enables compact, low-latency 10/100 Mbps connectivity for industrial Ethernet protocols.
R7FA6M5BG3CFB#AA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RA6M5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit Single-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- Capacitive Touch, Crypto - AES, DMA, LVD, POR, PWM, RSA, SHA, Temp Sensor, WDT
- Number of I/O:
- 109
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 25x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7FA6M5BG3CFB#AA0 FAQ
1.How can I place an order for R7FA6M5BG3CFB#AA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7FA6M5BG3CFB#AA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7FA6M5BG3CFB#AA0 reliable?
The price and inventory of R7FA6M5BG3CFB#AA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7FA6M5BG3CFB#AA0 is usually 5 days.
3.What payment methods are accepted for R7FA6M5BG3CFB#AA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7FA6M5BG3CFB#AA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7FA6M5BG3CFB#AA0?
R7FA6M5BG3CFB#AA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7FA6M5BG3CFB#AA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7FA6M5BG3CFB#AA0?
For technical support, including R7FA6M5BG3CFB#AA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7FA6M5BG3CFB#AA0 requirements.
6.How does Aetrix verify that R7FA6M5BG3CFB#AA0 is sourced from the original manufacturer or authorized distributors?
All R7FA6M5BG3CFB#AA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7FA6M5BG3CFB#AA0 meets industry standards.
7.What is the process for return or replacement of R7FA6M5BG3CFB#AA0?
All R7FA6M5BG3CFB#AA0 units undergo pre-shipment inspection (PSI). If there is an issue with R7FA6M5BG3CFB#AA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7FA6M5BG3CFB#AA0 part is unused and in its original packaging.
Return procedure for R7FA6M5BG3CFB#AA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7FA6M5BG3CFB#AA0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

