Renesas R7FS124773A01CNB#AC1
- Part No.:
- R7FS124773A01CNB#AC1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
R7FS124773A01CNB#AC1.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,560
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7FS124773A01CNB#AC1 from Renesas is an ultra-low-power 32-MHz Arm® Cortex-M0+ microcontroller with 128-KB code flash, 16-KB SRAM, integrated USB 2.0 Full-Speed (with BC 1.2), CAN 2.0B, CTSU for capacitive touch, 14-bit ADC, 12-bit DAC, and dual analog comparators - deployed in industrial HMI control panels requiring secure, low-power, mixed-signal operation.
For engineers reviewing the R7FS124773A01CNB#AC1 datasheet, R7FS124773A01CNB#AC1 pinout, R7FS124773A01CNB#AC1 application, or R7FS124773A01CNB#AC1 equivalent, this page delivers verified technical context, validated pin functions for the 64-pin QFN package, real-world use cases in safety-aware automation, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The R7FS124773A01CNB#AC1 implements a single-core Arm Cortex-M0+ (Armv6-M, r0p1-00rel0) running at up to 32 MHz, supported by dual watchdog timers (WDT and IWDT), SRAM parity checking, and Clock Frequency Accuracy Measurement (CAC) for fail-safe clock monitoring. Its memory subsystem includes 128 KB code flash (with 4 KB data flash), 16 KB SRAM with even parity, and 128-bit unique ID.
Peripherals are tightly coupled via Event Link Controller (ELC) and Data Transfer Controller (DTC), enabling autonomous inter-module communication without CPU intervention. The USBFS module integrates an on-chip transceiver and LDO regulator for 5 V–to–3.3 V conversion, supporting full-speed device mode and Battery Charging Specification 1.2 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 32 MHz max - enables deterministic real-time control with low power consumption. |
| Memory | 128 KB code flash / 4 KB data flash / 16 KB SRAM - supports firmware updates, parameter storage, and real-time buffering. |
| Analog | 14-bit ADC (18 channels), 12-bit DAC, 2× ACMPLP, TSN - provides high-resolution sensor acquisition and analog output for closed-loop systems. |
| Connectivity | CAN 2.0B (32 mailboxes), USB 2.0 FS (BC 1.2), 3× SCI, 2× IIC, 2× SPI - enables robust fieldbus integration and host connectivity. |
| Security & Safety | AES-128/256, TRNG, CRC calculator, DOC, CAC, IWDT, register write protection - meets IEC 61508 SIL2-ready requirements for industrial control. |
| Package & Temp | 64-pin QFN (8 mm × 8 mm, 0.4 mm pitch), –40°C to +105°C - suitable for compact, thermally demanding industrial enclosures. |
| Power | VCC = 1.6–5.5 V - allows direct interface with 3.3 V and 5 V logic domains without level shifters. |
Pinout & Package
Package: 64-pin QFN (PWQN0064LA-A / PWQN0064LB-A), 8 mm × 8 mm, 0.4 mm pitch, exposed die pad (recommended connection to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC_USB_LDO / VCC_USB / USB_DP / USB_DM / VSS_USB | USB physical layer interface | Integrated LDO powers internal transceiver; DP/DM pins support full-speed USB device operation with BC 1.2 detection. |
| CTX0 / CRX0 | CAN bus interface | Dedicated differential transmit/receive pins compliant with ISO 11898-1, supporting 1 Mbps operation. |
| GTIOC0A–GTIOC6A / GTIOU/GTIOV/GTIOW | General PWM & BLDC motor control | 16-bit GPT outputs with complementary pairs and Hall sensor inputs enable 3-phase motor commutation without external gate drivers. |
| TS00–TS28 / TSCAP | Capacitive touch sensing | CTSU-driven electrodes support up to 31 touch channels; TSCAP supplies secondary voltage for enhanced noise immunity. |
| AN000–AN022 / DA0 / CMPIN0/CMPIN1 | Analog signal interface | 18-channel ADC input, single DAC output, and dual comparator inputs allow simultaneous sensor monitoring and analog feedback generation. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Enables hardware-triggered peripheral chaining (e.g., ADC conversion completion → DTC transfer → CRC calculation) without CPU overhead. |
| Capacitive Touch Sensing Unit (CTSU) | Supports up to 31 self- or mutual-capacitance channels with built-in noise cancellation, eliminating need for external touch controller ICs. |
| Low-Power Asynchronous Timers (AGT ×2) | 16-bit independent timers operating from LOCO (32.768 kHz) enable wake-up from deep sleep modes with sub-millisecond latency. |
| USB Battery Charging 1.2 Support | On-chip detection of D+/D− voltage levels identifies charging ports (SDP/CDP/DCP), enabling fast battery charging in portable industrial tools. |
| Realtime Clock (RTC) with Calendar Mode | Hardware-accelerated Gregorian calendar (2000–2099) with leap-year correction reduces firmware burden in time-stamped logging applications. |
Applications
| Industrial HMI Control Panel | Smart Sensor Node with CAN Bus |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status display and alarm acknowledgment. IC Role / Device Role / Timing Role: Main application MCU handling capacitive touch decoding, USB HID communication with PC host, and CAN message routing between local sensors and master controller. Use Value: Integrated CTSU eliminates external touch controller; USBFS + BC 1.2 enables field-serviceable firmware updates via standard USB-C cables; CAN interface ensures noise-immune diagnostics reporting. | Use Scenario: Distributed environmental sensor node in factory automation, measuring temperature, humidity, and vibration, then transmitting data over CAN bus. IC Role / Device Role / Timing Role: Sensor fusion processor performing ADC sampling, DAC-based calibration offset correction, and CAN message formatting with timestamping via RTC. Use Value: On-die temperature sensor (TSN) feeds ADC14 for thermal drift compensation; dual ACMPLP monitors supply rail undervoltage and sensor fault conditions; AGT timers schedule low-power wake cycles to extend battery life. |
| USB-C Powered Industrial Tool | Safety-Monitored Motor Drive Interface |
Use Scenario: Handheld torque wrench or calibrator powered directly from USB-C port, requiring accurate analog measurement and secure firmware update capability. IC Role / Device Role / Timing Role: System-on-chip managing USB power negotiation, precision DAC/ADC for torque transducer conditioning, and AES-encrypted firmware validation during update. Use Value: USBFS LDO accepts 5 V input and regulates internally to 3.3 V for analog/USB PHY; TRNG seeds AES-256 key derivation; data flash stores calibrated coefficients with 100,000-cycle endurance. | Use Scenario: Safety-critical BLDC motor interface board in collaborative robotics, requiring functional safety monitoring and precise PWM timing. IC Role / Device Role / Timing Role: Motor control MCU executing GPT32/GPT16 PWM generation, CAC-based clock integrity verification, and IWDT-triggered safe shutdown on fault detection. Use Value: POEG disables GPT outputs on IWDT timeout or SRAM parity error; CAC compares HOCO against SOSC to detect oscillator failure; dual watchdogs (WDT + IWDT) provide redundant safety layers per IEC 61800-5-2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7FS124773A01CFM | LQFP-64 package (10 mm × 10 mm, 0.5 mm pitch); identical electrical specs and peripheral set. | Better suited for through-hole prototyping or legacy PCB layouts requiring larger pitch and exposed pad-free footprint. | Select when mechanical constraints favor LQFP over QFN or when thermal management relies on top-side convection rather than bottom-side heatsinking. |
| R7FS124773A01CNE | 48-pin QFN (7 mm × 7 mm, 0.5 mm pitch); reduced I/O count (32 vs. 48), fewer GPT channels (4 vs. 6), and 14-channel ADC (vs. 18). | Targeted at space-constrained cost-sensitive nodes where USB/CAN/CTSU remain essential but motor control complexity is lower. | Choose when board area is critical and full 64-pin I/O capability is unnecessary - e.g., simple sensor concentrators without multi-axis motor control. |
Compared with R7FS124773A01CFM and R7FS124773A01CNE, the R7FS124773A01CNB#AC1 delivers optimal thermal performance in dense industrial layouts via its 0.4 mm-pitch QFN with exposed pad, while retaining full peripheral complement including all six GPT16 channels and 18 ADC inputs required for advanced HMI and motor control integration.
Availability
R7FS124773A01CNB#AC1 is available at Aetrix Electronics and suitable for industrial HMI control panels, smart sensor nodes with CAN bus, USB-C powered industrial tools, and safety-monitored motor drive interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R7FS124773A01CNB#AC1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The R7FS124773A01CNB#AC1 belongs to the Renesas Synergy™ S124 Microcontroller Group - designed specifically for ultra-low-power, secure, and safety-aware industrial edge devices requiring integrated analog, USB, CAN, and capacitive touch capabilities.
FAQ
What is the maximum operating frequency and core architecture of the R7FS124773A01CNB#AC1?
The R7FS124773A01CNB#AC1 features an Arm Cortex-M0+ core based on the Armv6-M architecture, operating at a maximum frequency of 32 MHz. It implements revision r0p1-00rel0 of the core and includes a single-cycle integer multiplier. This configuration delivers deterministic real-time performance with ultra-low power consumption, making the R7FS124773A01CNB#AC1 ideal for battery-operated and thermally constrained industrial applications.
Does the R7FS124773A01CNB#AC1 support USB Battery Charging Specification 1.2?
Yes, the R7FS124773A01CNB#AC1 fully supports USB Battery Charging Specification 1.2. Its integrated USB 2.0 Full-Speed module includes hardware-level detection of Standard Downstream Port (SDP), Charging Downstream Port (CDP), and Dedicated Charging Port (DCP) using D+/D− voltage thresholds. The on-chip USB LDO regulator accepts 5 V input and generates a stable 3.3 V supply for the transceiver, enabling the R7FS124773A01CNB#AC1 to function as a self-powered USB device in portable industrial tools.
What analog peripherals are integrated into the R7FS124773A01CNB#AC1?
The R7FS124773A01CNB#AC1 integrates a 14-bit successive approximation ADC (ADC14) with up to 18 selectable input channels, a 12-bit DAC (DAC12) with output amplifier, two low-power analog comparators (ACMPLP), and an on-die temperature sensor (TSN). The ADC supports both 12-bit and 14-bit resolution modes, allowing trade-offs between speed and precision. These peripherals are electrically isolated via dedicated AVCC0/AVSS0 rails and reference pins (VREFH0/VREFL0), ensuring high-fidelity signal acquisition in noisy industrial environments - a key capability of the R7FS124773A01CNB#AC1.
How many general-purpose timers does the R7FS124773A01CNB#AC1 include, and what are their roles?
The R7FS124773A01CNB#AC1 includes one 32-bit General PWM Timer (GPT32), six 16-bit General PWM Timers (GPT16), and two 16-bit Low Power Asynchronous General-Purpose Timers (AGT). GPT32 and GPT16 support complementary PWM output, dead-time insertion, and BLDC motor control waveforms. AGT timers operate independently from the main clock domain (e.g., from LOCO) to enable ultra-low-power wake-up events. All timers integrate with the Event Link Controller (ELC), allowing hardware-triggered actions - a defining feature of the R7FS124773A01CNB#AC1's deterministic timing architecture.
What safety and security features does the R7FS124773A01CNB#AC1 provide for industrial applications?
The R7FS124773A01CNB#AC1 includes SRAM parity error checking, flash area protection, ADC self-diagnosis, Clock Frequency Accuracy Measurement (CAC), Cyclic Redundancy Check (CRC) calculator, Data Operation Circuit (DOC), Independent Watchdog Timer (IWDT), GPIO readback level detection, register write protection, and main oscillator stop detection. Security features comprise AES-128/256 encryption engines and a True Random Number Generator (TRNG). These capabilities collectively support functional safety standards such as IEC 61508 and secure boot requirements - core attributes that make the R7FS124773A01CNB#AC1 suitable for certified industrial control systems.
R7FS124773A01CNB#AC1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-WFQFN Exposed Pad
- Series:
- Renesas Synergy™ S1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 32MHz
- Connectivity:
- CANbus, I2C, SCI, SPI, UART/USART, USB
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 18x14b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7FS124773A01CNB#AC1 FAQ
1.How can I place an order for R7FS124773A01CNB#AC1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7FS124773A01CNB#AC1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7FS124773A01CNB#AC1 reliable?
The price and inventory of R7FS124773A01CNB#AC1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7FS124773A01CNB#AC1 is usually 5 days.
3.What payment methods are accepted for R7FS124773A01CNB#AC1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7FS124773A01CNB#AC1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7FS124773A01CNB#AC1?
R7FS124773A01CNB#AC1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7FS124773A01CNB#AC1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7FS124773A01CNB#AC1?
For technical support, including R7FS124773A01CNB#AC1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7FS124773A01CNB#AC1 requirements.
6.How does Aetrix verify that R7FS124773A01CNB#AC1 is sourced from the original manufacturer or authorized distributors?
All R7FS124773A01CNB#AC1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7FS124773A01CNB#AC1 meets industry standards.
7.What is the process for return or replacement of R7FS124773A01CNB#AC1?
All R7FS124773A01CNB#AC1 units undergo pre-shipment inspection (PSI). If there is an issue with R7FS124773A01CNB#AC1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7FS124773A01CNB#AC1 part is unused and in its original packaging.
Return procedure for R7FS124773A01CNB#AC1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7FS124773A01CNB#AC1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

