Renesas R7S910015CBG#AC0
- Part No.:
- R7S910015CBG#AC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 320-FBGA
- Datasheet:
-
R7S910015CBG#AC0.pdf
- Description:
- IC MCU 32BIT ROMLESS 320FBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7S910015CBG#AC0 from Renesas Electronics is a high-performance real-time industrial MCU integrating an Arm Cortex-R4 core (450 MHz, 747 DMIPS) and an on-chip Arm Cortex-M3 co-processor (150 MHz) for R-IN engine functions, 1 Mbyte on-chip extended SRAM with ECC, dual CAN 2.0B interfaces, EtherCAT slave controller (2-port), and Ethernet MAC - deployed in servo drives, motion controllers, and industrial PLCs requiring deterministic low-latency control.
For engineers reviewing the R7S910015CBG#AC0 datasheet, R7S910015CBG#AC0 pinout, R7S910015CBG#AC0 application, or R7S910015CBG#AC0 equivalent, key selection criteria include confirmed R-IN engine integration, 450 MHz Cortex-R4 operation with TCM/ECC memory, dual-CAN + EtherCAT + Ethernet MAC concurrency, 320-pin FBGA package (PRBG0320GA-A), and -40°C to +125°C junction temperature rating.
Technical Context
The R7S910015CBG#AC0 implements a dual-core heterogeneous architecture: the Cortex-R4 handles high-speed real-time motion control with TCM (512 KB ATCM + 32 KB BTCM), instruction/data caches (8 KB each, ECC-protected), and FPU supporting single/double-precision operations; the Cortex-M3 (r2p1, 150 MHz) runs the R-IN engine firmware for industrial protocol offload and network stack processing.
Hardware acceleration includes event link controller (ELC) enabling CPU-sleep module chaining, dedicated port output enable (POE3) for safe PWM shutdown, and integrated safety modules (CRC, IWDTa, CLMA, ECM) meeting IEC 61508 SIL2 requirements - all operating under dual-voltage supply (1.2 V core, 3.3 V I/O) and qualified for Tj = -40°C to +125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-R4 @ 450 MHz (747 DMIPS) + Cortex-M3 @ 150 MHz for R-IN engine |
| On-chip Memory | 1 Mbyte extended SRAM with SEC-DED ECC; 512 KB ATCM + 32 KB BTCM (both ECC) |
| Real-time Interfaces | Dual CAN 2.0B (1 Mbps), EtherCAT slave (2 ports), Ethernet MAC (10/100BASE-T, MII/RMII) |
| Timers & PWM | TPUa (12 ch), MTU3a (9 ch), GPTa (4 ch), CMT/CMTW - supporting 3-phase complementary PWM with dead-time control |
| Analog Peripherals | Two 12-bit A/D converters (8+16 ch total); ΔΣ interface (4 ch); on-die temperature sensor (±1°C) |
| Package | 320-pin FBGA (PRBG0320GA-A), 17 × 17 mm, 0.8 mm pitch, RoHS-compliant |
| Operating Range | Junction temperature: -40°C to +125°C; supply: 1.14–1.26 V (core), 3.0–3.6 V (I/O) |
Pinout & Package
Package: 320-pin Fine-Pitch Ball Grid Array (FBGA), PRBG0320GA-A, 17 mm × 17 mm, 0.8 mm pitch, 1.2 mm height, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power/ground | 1.2 V supply pins with decoupling requirement; grouped for noise isolation |
| VCCQ33, VSSQ | I/O power/ground | 3.3 V supply for all digital I/O banks; supports 5-V tolerant inputs on select pins |
| CLKIN, CLKOUT | External clock interface | 25 MHz crystal/resonator input; buffered output for system clock distribution |
| ETH0_MDC/MDIO, ETH0_TXD[3:0]/RXD[3:0] | Ethernet PHY interface | MII interface signals for 10/100BASE-T; supports RMII mode via pin multiplexing |
| ECAT0_TXD/ECAT0_RXD, ECAT1_TXD/ECAT1_RXD | EtherCAT PHY interface | Dedicated differential pairs per port; internal termination enabled for direct PHY connection |
| CAN0_TX/CAN0_RX, CAN1_TX/CAN1_RX | CAN transceiver interface | High-speed CAN 2.0B physical layer I/O; requires external transceivers and termination |
| AD0[15:0], AD1[15:0] | External bus data/address | 16-bit multiplexed address/data bus for CS0–CS5; supports SRAM, SDRAM, burst ROM |
| RESET#, NMI | System reset/non-maskable interrupt | Active-low asynchronous reset; NMI enables critical fault handling independent of NVIC/VIC |
Key Features
| Feature | Design Value |
|---|---|
| Heterogeneous dual-core execution | Cortex-R4 handles motion control loops at 450 MHz; Cortex-M3 offloads R-IN engine protocol stacks without CPU contention |
| Hardware event linking (ELC) | Enables timer-triggered ADC sampling, PWM waveform generation, and GPIO toggling while both CPUs sleep - reducing latency and power |
| Safety-certified peripherals | Integrated IWDTa (LOCO-derived clock), CRC calculator (4 polynomials), CLMA clock monitor, and dual-redundant ECM error signaling meet SIL2 requirements |
| Industrial I/O flexibility | Multi-function pin controller (MPC) allows dynamic remapping of CAN, EtherCAT, encoder, and timer signals across 209 I/O pins with 5-V tolerance |
| Real-time communication convergence | Simultaneous EtherCAT slave (2-port), Ethernet MAC, and dual CAN operate with shared DMA and time-synchronized timestamping via IEEE 1588 support |
Applications
| Industrial Servo Drives | Motion Controllers |
|---|---|
Use Scenario: Closed-loop position/velocity/torque control of PMSM/BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Primary real-time controller executing FOC algorithms, PWM generation, and current sensing via integrated ADC/ΔΣ interface. Use Value: Deterministic 450 MHz Cortex-R4 execution with hardware-accelerated ELC-linked ADC sampling ensures sub-1 µs current loop timing - critical for torque ripple reduction. | Use Scenario: Coordinating multi-axis synchronized motion in packaging machinery and semiconductor handlers. IC Role / Device Role / Timing Role: Central motion planner with EtherCAT slave interface for distributed I/O and synchronized axis control. Use Value: Dual-port EtherCAT + Ethernet MAC enables seamless integration into industrial Ethernet networks while maintaining <100 ns jitter for distributed clock synchronization. |
| Programmable Logic Controllers (PLCs) | Industrial IoT Gateways |
Use Scenario: High-density I/O expansion and logic execution in modular PLC backplanes. IC Role / Device Role / Timing Role: Real-time control processor managing discrete I/O, analog conditioning, and fieldbus communication (CAN/EtherCAT). Use Value: On-chip 1 Mbyte ECC SRAM eliminates external memory bottlenecks during ladder logic scan cycles - sustaining >10 kHz scan rates with deterministic timing. | Use Scenario: Edge gateway aggregating data from legacy fieldbuses (CAN, RS-485 via SCIFA) and publishing to cloud platforms. IC Role / Device Role / Timing Role: Protocol translation hub with secure boot, encrypted firmware updates, and TLS-capable USB/Ethernet connectivity. Use Value: Integrated security features (optional secure boot) and dual-CAN + Ethernet enable authenticated device onboarding and encrypted OTA updates without external crypto ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7S910013CBG | Same 320-pin FBGA package and R-IN engine, but rated for 600 MHz Cortex-R4 (996 DMIPS); no security function option | Better suited for compute-intensive motion profiling or multi-axis interpolation where higher DMIPS margin is required | Select R7S910013CBG when maximum deterministic throughput is prioritized over security certification pathways |
| R7S910111CBG | Same 450 MHz Cortex-R4 and R-IN engine, but adds optional secure boot mode; lacks EtherCAT slave controller | Targeted at secure industrial gateways or HMI controllers needing encrypted boot but not real-time EtherCAT I/O | Choose R7S910111CBG when cryptographic integrity and firmware authentication outweigh EtherCAT slave functionality |
Compared with R7S910015CBG#AC0, R7S910013CBG delivers higher computational headroom at 600 MHz but omits security features, while R7S910111CBG trades EtherCAT capability for secure boot - making R7S910015CBG#AC0 the optimal balance of real-time performance, industrial networking, and functional safety for servo/motion applications.
Availability
R7S910015CBG#AC0 is available at Aetrix Electronics and suitable for industrial servo drives, motion controllers, and programmable logic controllers requiring stable component supply across extended product lifecycles and harsh thermal environments.
Supply support for R7S910015CBG#AC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RZ/T1 Group, including R7S910015CBG#AC0, was designed specifically for deterministic real-time industrial automation - integrating Arm Cortex-R/M cores, EtherCAT, safety peripherals, and R-IN engine protocol acceleration in a single chip.
FAQ
What is the maximum operating frequency and DMIPS rating of the R7S910015CBG#AC0?
The R7S910015CBG#AC0 operates at a maximum Cortex-R4 frequency of 450 MHz, delivering 747 DMIPS. Its integrated Cortex-M3 runs at 150 MHz to support the R-IN engine. These values are confirmed in the official Renesas datasheet R01DS0228EJ0200 Rev.2.00, Table 1.1. The R7S910015CBG#AC0 does not support the 600 MHz variant found in other RZ/T1 family members like R7S910013CBG.
Does the R7S910015CBG#AC0 include EtherCAT slave functionality, and how many ports are supported?
Yes, the R7S910015CBG#AC0 integrates a Beckhoff-licensed EtherCAT Slave Controller (ECATC) supporting two physical ports, as documented in Table 1.2 and Section 1.1 of the R01DS0228EJ0200 datasheet. This is a standard feature for all 320-pin RZ/T1 devices with R-IN engine, including R7S910015CBG#AC0 - no optional configuration or license activation is required.
What memory resources are available on-chip for the R7S910015CBG#AC0?
The R7S910015CBG#AC0 provides 1 Mbyte of on-chip extended SRAM with SEC-DED ECC protection, plus tightly coupled memory (512 KB ATCM and 32 KB BTCM, both ECC-protected), and separate 8 KB instruction and 8 KB data caches (ECC-enabled). This memory architecture is explicitly assigned to the R-IN engine in Table 1.3 of the R01DS0228EJ0200 datasheet.
Which industrial communication interfaces are integrated into the R7S910015CBG#AC0?
The R7S910015CBG#AC0 integrates dual CAN 2.0B controllers (up to 1 Mbps), a 10/100BASE-T Ethernet MAC (MII/RMII), a 2-port EtherCAT slave controller, USB 2.0 HS host/function, 5-channel SCIFA, 2-channel I²C, 4-channel RSPIa, SPIBSC, and serial sound interface (SSI). All are confirmed in Table 1.1 and Table 1.2 of the R01DS0228EJ0200 datasheet.
Is the R7S910015CBG#AC0 qualified for extended temperature operation, and what is its junction temperature range?
Yes, the R7S910015CBG#AC0 is qualified for industrial-grade operation with a junction temperature range of Tj = -40°C to +125°C, as specified in the "Operating temperature" section on page 8 of the R01DS0228EJ0200 datasheet. This rating applies to all 320-pin FBGA variants, including R7S910015CBG#AC0, and is validated across the full voltage and frequency operating conditions.
R7S910015CBG#AC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 320-FBGA
- Series:
- RZ/T1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 450MHz
- Connectivity:
- CANbus, CSI, EBI/EMI, Ethernet, I2C, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 209
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 1.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7S910015CBG#AC0 FAQ
1.How can I place an order for R7S910015CBG#AC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7S910015CBG#AC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7S910015CBG#AC0 reliable?
The price and inventory of R7S910015CBG#AC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7S910015CBG#AC0 is usually 5 days.
3.What payment methods are accepted for R7S910015CBG#AC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7S910015CBG#AC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7S910015CBG#AC0?
R7S910015CBG#AC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7S910015CBG#AC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7S910015CBG#AC0?
For technical support, including R7S910015CBG#AC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7S910015CBG#AC0 requirements.
6.How does Aetrix verify that R7S910015CBG#AC0 is sourced from the original manufacturer or authorized distributors?
All R7S910015CBG#AC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7S910015CBG#AC0 meets industry standards.
7.What is the process for return or replacement of R7S910015CBG#AC0?
All R7S910015CBG#AC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7S910015CBG#AC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7S910015CBG#AC0 part is unused and in its original packaging.
Return procedure for R7S910015CBG#AC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7S910015CBG#AC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

