Renesas R7S910025CBG#AC0
- Part No.:
- R7S910025CBG#AC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 320-FBGA
- Datasheet:
-
R7S910025CBG#AC0.pdf
- Description:
- IC MCU 32BIT ROMLESS 320FBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,041
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7S910025CBG#AC0 from Renesas Electronics is a high-performance real-time MCU featuring dual Arm Cortex-R4 (600 MHz) and Cortex-M3 (150 MHz) cores, 1 Mbyte on-chip extended SRAM with ECC, EtherCAT slave controller (2-port), dual CAN 2.0B interfaces, and integrated safety functions including CRC, IWDTa, and error control module - deployed in industrial motion control systems requiring deterministic low-latency response.
For engineers reviewing the R7S910025CBG#AC0 datasheet, R7S910025CBG#AC0 pinout, R7S910025CBG#AC0 application, or R7S910025CBG#AC0 equivalent, key selection criteria include verified 600 MHz Cortex-R4 operation, dual-core real-time coordination via ELC, 2-channel EnDat 2.2/BiSS-C encoder interface support, and -40°C to +125°C junction temperature rating for harsh environments.
Technical Context
The R7S910025CBG#AC0 implements a tightly coupled dual-core architecture where the Cortex-R4 handles high-speed motion control loops and Ethernet/EtherCAT protocol stacks, while the Cortex-M3 (R-IN engine) manages peripheral coordination and safety monitoring. Its event link controller (ELC) enables hardware-triggered timer and A/D operations without CPU intervention, preserving deterministic timing.
It integrates a 2-port EtherCAT slave controller (Beckhoff IP core), dual CAN channels compliant with ISO 11898-1 up to 1 Mbps, and 2-channel encoder interfaces supporting EnDat 2.2 and BiSS-C protocols - all synchronized via shared clock domains and memory-mapped registers accessible to both cores.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: Arm Cortex-R4 @ 600 MHz + Cortex-M3 @ 150 MHz - enables parallel real-time control and safety supervision. |
| On-chip SRAM | 1 Mbyte extended SRAM with SEC-DED ECC - provides fault-tolerant data storage for critical motion profiles and buffer queues. |
| EtherCAT | 2-port slave controller (Beckhoff IP) - supports full EtherCAT topology with distributed clocks and cyclic process data exchange. |
| CAN Interface | 2 × ISO 11898-1 channels, up to 1 Mbps - enables robust fieldbus communication with drives and I/O modules. |
| Encoder Interface | 2-channel EnDat 2.2 / BiSS-C compliant - directly interfaces absolute position sensors for servo feedback without external ASICs. |
| Safety Functions | CRC calculator, IWDTa, register write protection, input clock oscillation detection - meets IEC 61508 SIL2 requirements. |
| Operating Temp | Junction temperature range: -40°C to +125°C - qualified for under-hood and motor-control cabinet deployment. |
Pinout & Package
Package: 320-pin FBGA (PRBG0320GA-A), 17 mm × 17 mm, 0.8 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1–4, 7–10, etc.) | Core power supply | 1.14–1.26 V for Cortex-R4/M3 cores and logic - requires low-noise regulation and local decoupling. |
| VCCQ33 (Pins 5, 6, 11, 12, etc.) | I/O and analog power | 3.0–3.6 V for GPIO, CAN transceivers, ADC reference, and USB PHY - supports 5-V-tolerant inputs. |
| ETH0_TXD0–ETH0_RXD3 | Ethernet MAC interface | MII/RMII signals for 10/100BASE-TX - routed with controlled impedance for <100 Ω differential pairs. |
| ECAT0_CLKIN/ECAT0_CLKOUT | EtherCAT distributed clock | High-precision clock synchronization pins for sub-µs jitter in multi-axis coordinated motion. |
| ENCA0/ENCB0/ENCZ0 | Encoder channel A/B/Z inputs | Differential LVDS-capable inputs for EnDat 2.2/BiSS-C serial position data - internally terminated and filtered. |
| CAN0_TX/CAN0_RX | CAN 2.0B physical layer | Direct connection to external CAN transceiver (e.g., TJA1051) - supports bus arbitration and error framing. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core real-time coordination | Event Link Controller (ELC) enables hardware-triggered timer/A/D/startup without CPU wake-up - reduces latency to <100 ns. |
| Integrated EtherCAT slave | Beckhoff-certified ECATC IP with 2-port PHY interface - eliminates external slave controller IC and reduces BOM count by 3+ components. |
| Encoder interface flexibility | 2 independent channels supporting EnDat 2.2, BiSS-C, FA-CODER, or A-format - configurable per channel via register settings. |
| Functional safety support | Hardware CRC, IWDTa with dedicated LOCO clock, and error control module (ECM) with dual-master checker - enables ASIL-B/SIL2 system certification. |
| Extended SRAM with ECC | 1 Mbyte on-die SRAM with SEC-DED correction - sustains >10^15 MTBF for critical trajectory buffers in CNC applications. |
Applications
| Industrial Servo Drives | Multi-axis CNC Controllers |
|---|---|
Use Scenario: Real-time current/torque loop execution with synchronized position feedback from dual encoders. IC Role / Device Role / Timing Role: Primary motion control MCU executing 10 µs PWM update cycles and EtherCAT frame processing at 1 kHz. Use Value: On-chip 600 MHz Cortex-R4 + 2-channel EnDat 2.2 interface eliminates external FPGA, reducing latency and board area. |
Use Scenario: Coordinated interpolation across X/Y/Z/A axes with synchronized spindle and coolant control. IC Role / Device Role / Timing Role: Central deterministic controller managing EtherCAT I/O, CAN-linked HMIs, and high-resolution A/D for thermal monitoring. Use Value: Dual-core architecture isolates safety-critical path (Cortex-M3) from motion algorithm (Cortex-R4), simplifying functional safety validation. |
| Programmable Logic Controllers (PLC) | Robotics Motion Controllers |
Use Scenario: High-speed discrete I/O scanning with integrated safety logic and fieldbus gateway functions. IC Role / Device Role / Timing Role: Real-time PLC runtime engine with EtherCAT slave, dual CAN for device-level ring (DLR), and 12-bit A/D for analog sensor inputs. Use Value: Integrated safety features (CRC, IWDTa, ECM) reduce need for external watchdogs and enable single-chip SIL2-compliant design. |
Use Scenario: Torque-controlled collaborative robot joint with torque sensing, position feedback, and safety stop signaling. IC Role / Device Role / Timing Role: Safety-monitored motion controller using Cortex-M3 for STO/SS1 monitoring and Cortex-R4 for inverse kinematics. Use Value: Temperature sensor + 12-bit A/D self-diagnosis enables real-time thermal derating without external components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time motion control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7S910013CBG#AC0 | Same package and dual-core architecture, but rated for 600 MHz with encoder interface enabled - lacks EtherCAT slave controller. | Suitable for EnDat/BiSS-C-based systems without EtherCAT network integration. | Select when EtherCAT is not required and cost reduction via removal of ECATC IP is prioritized. |
| R7S910113CBG#AC0 | Includes optional secure boot mode (AES-128 encryption) and same 600 MHz/encoder interface - no EtherCAT. | Required for applications needing firmware authentication and anti-cloning in OEM equipment. | Choose when security compliance (IEC 62443) is mandatory and EtherCAT is handled externally. |
Compared with R7S910025CBG#AC0, R7S910013CBG#AC0 trades EtherCAT integration for lower unit cost in encoder-centric systems, while R7S910113CBG#AC0 adds cryptographic boot security at the expense of higher BOM complexity for key management - neither offers pin-compatible EtherCAT functionality.
Availability
R7S910025CBG#AC0 is available at Aetrix Electronics and suitable for industrial servo drives, multi-axis CNC controllers, and robotics motion controllers requiring stable component supply across extended product lifecycles.
Supply support for R7S910025CBG#AC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RZ/T1 Group, including R7S910025CBG#AC0, was designed specifically for deterministic real-time industrial automation - integrating EtherCAT, encoder interfaces, and functional safety to replace FPGA+MCU combinations in motion control.
FAQ
What is the maximum operating frequency of the R7S910025CBG#AC0 Cortex-R4 core?
The R7S910025CBG#AC0 operates its Arm Cortex-R4 core at a maximum frequency of 600 MHz, delivering 996 DMIPS performance. This frequency is confirmed in Table 1.1 of the R01DS0228EJ0200 datasheet and applies specifically to the 320-pin FBGA variants including R7S910025CBG#AC0. The Cortex-M3 core runs concurrently at 150 MHz.
Does the R7S910025CBG#AC0 include an integrated EtherCAT slave controller?
Yes, the R7S910025CBG#AC0 integrates a Beckhoff-certified EtherCAT slave controller (ECATC) supporting two ports, as documented in Section 1.1 and Table 1.2 of the R01DS0228EJ0200 datasheet. This IP core enables full EtherCAT protocol handling including distributed clocks and process data mapping without external components.
Which encoder interface protocols are supported by the R7S910025CBG#AC0?
The R7S910025CBG#AC0 supports EnDat 2.2, BiSS-C, FA-CODER, A-format, and HIPERFACE DSL-compliant interfaces across its two configurable encoder channels. These protocols are explicitly listed in the "Encoder interfaces (optional)" section of the datasheet and confirmed in Table 1.3 for R7S910025CBG#AC0's product row.
What is the on-chip SRAM capacity and ECC implementation for the R7S910025CBG#AC0?
The R7S910025CBG#AC0 includes 1 Mbyte of on-chip extended SRAM with SEC-DED (single error correction/double error detection) ECC, as specified in Table 1.1 and confirmed in the "On-chip extended SRAM" feature list. This memory operates at 150 MHz and is used for real-time motion buffers and safety-critical variables.
Is the R7S910025CBG#AC0 qualified for extended temperature operation?
Yes, the R7S910025CBG#AC0 is rated for junction temperature operation from -40°C to +125°C, as stated in the "Operating temperature range" section and Table 1.1 of the R01DS0228EJ0200 datasheet. This qualification supports deployment in motor control cabinets and industrial enclosures without forced cooling.
R7S910025CBG#AC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 320-FBGA
- Series:
- RZ/T1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 450MHz
- Connectivity:
- CANbus, CSI, EBI/EMI, Ethernet, I2C, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 209
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 1.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7S910025CBG#AC0 FAQ
1.How can I place an order for R7S910025CBG#AC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7S910025CBG#AC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7S910025CBG#AC0 reliable?
The price and inventory of R7S910025CBG#AC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7S910025CBG#AC0 is usually 5 days.
3.What payment methods are accepted for R7S910025CBG#AC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7S910025CBG#AC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7S910025CBG#AC0?
R7S910025CBG#AC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7S910025CBG#AC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7S910025CBG#AC0?
For technical support, including R7S910025CBG#AC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7S910025CBG#AC0 requirements.
6.How does Aetrix verify that R7S910025CBG#AC0 is sourced from the original manufacturer or authorized distributors?
All R7S910025CBG#AC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7S910025CBG#AC0 meets industry standards.
7.What is the process for return or replacement of R7S910025CBG#AC0?
All R7S910025CBG#AC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7S910025CBG#AC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7S910025CBG#AC0 part is unused and in its original packaging.
Return procedure for R7S910025CBG#AC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7S910025CBG#AC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

