Renesas R7S910035CBG#AC0
- Part No.:
- R7S910035CBG#AC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 320-FBGA
- Datasheet:
-
R7S910035CBG#AC0.pdf
- Description:
- IC MCU 32BIT ROMLESS 320FBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,941
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7S910035CBG#AC0 from Renesas Electronics is a high-performance real-time industrial MCU integrating dual Arm® Cortex®-R4 (600 MHz) and Cortex-M3 (150 MHz) processors, 1 Mbyte on-chip extended SRAM with ECC, EtherCAT slave controller (2-port), and dual CAN 2.0B interfaces - deployed in servo drive control systems requiring deterministic low-latency motion coordination.
For engineers reviewing the R7S910035CBG#AC0 datasheet, R7S910035CBG#AC0 pinout, R7S910035CBG#AC0 application, or R7S910035CBG#AC0 equivalent, key selection criteria include verified EtherCAT slave timing compliance, 600 MHz Cortex-R4 real-time execution capability, on-chip SRAM ECC integrity, and 320-pin FBGA package thermal performance at Tj = −40°C to +125°C.
Technical Context
The R7S910035CBG#AC0 implements a tightly coupled dual-core architecture where the Cortex-R4 executes safety-critical motion control loops with hardware FPU acceleration (996 DMIPS at 600 MHz), while the Cortex-M3 handles auxiliary I/O management and R-IN engine tasks. Its event link controller enables hardware-triggered peripheral chaining without CPU intervention.
Real-time determinism is enforced via dedicated modules: EtherCAT slave controller (Beckhoff IP core), 33 extended-function timers (TPUa/MTU3a/GPTa), and independent watchdog timer (IWDTa) clocked from 240 kHz LOCO/2. All A/D converters (12-bit × 2 units), ΔΣ interface (4 channels), and encoder interfaces (EnDat 2.2/BiSS-C compliant) are synchronized to this deterministic timing domain.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: Arm Cortex-R4 @ 600 MHz + Cortex-M3 @ 150 MHz - enables hard real-time control and auxiliary task isolation |
| On-chip SRAM | 1 Mbyte extended SRAM with SEC-DED ECC - ensures data integrity for critical motion buffers without external memory latency |
| EtherCAT Support | Integrated EtherCAT slave controller (2-port, Beckhoff IP) - eliminates external ASIC, reduces cycle time jitter below 1 µs |
| Communication Interfaces | 2× CAN 2.0B (1 Mbps), 5× SCIFA, 2× I²C (400 kbps), 4× RSPI, USB 2.0 HS host/function - supports multi-protocol fieldbus coexistence |
| Analog Peripherals | 12-bit A/D converter ×2 (8+16 ch), ΔΣ interface ×4, temperature sensor (±1°C) - enables direct motor current/voltage/temperature sensing |
| Package | 320-pin FBGA (PRBG0320GA-A), 17 × 17 mm, 0.8 mm pitch - validated for industrial convection-cooled PCB layouts |
| Operating Range | Junction temperature Tj = −40°C to +125°C - qualified for under-hood and enclosed drive cabinet environments |
Pinout & Package
Package: 320-pin Fine-Pitch Ball Grid Array (FBGA), PRBG0320GA-A, 17 mm × 17 mm, 0.8 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (PLLVDD0/1) | Core power supply | 1.14–1.26 V for Cortex-R4/M3 cores and FPU - requires low-noise regulation to maintain 600 MHz stability |
| VCCQ33 / AVCC0/1 | I/O and analog supply | 3.0–3.6 V for 5-V-tolerant GPIO, ADC reference, and communication PHYs - enables direct interfacing with industrial sensors |
| ETH0_TXD[3:0]/RXD[3:0] | Ethernet MAC interface | MII/RMII-capable pins for 10/100BASE-TX - supports hardware timestamping for IEEE 1588 PTP synchronization |
| ECAT_CLKIN/CLKOUT | EtherCAT clock domain | Dedicated differential clock inputs/outputs - maintains sub-nanosecond skew between EtherCAT ports for distributed clock alignment |
| ENCAx/ENCBx (x=0,1) | Encoder interface signals | Differential A/B/Z inputs compliant with EnDat 2.2 and BiSS-C protocols - enables direct connection to absolute position encoders without level-shifting |
| AD00–AD15 | Analog input channels | 12-bit S12ADCa unit 0 (8 ch) and unit 1 (16 ch) - supports simultaneous sampling of motor phase currents and DC-link voltage |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | Cortex-R4 (600 MHz) + Cortex-M3 (150 MHz) with separate TCM/ECC memory spaces - guarantees worst-case interrupt latency < 100 ns for motion control interrupts |
| Hardware-accelerated EtherCAT | Integrated Beckhoff EtherCAT slave IP with 2-port PHY support - achieves < 500 ns process data cycle time with zero software overhead |
| Real-time peripheral linking | Event Link Controller (ELC) enables hardware-triggered timer-to-ADC-to-DMA chaining - eliminates CPU polling and software scheduling jitter |
| Safety-certified subsystems | Register write protection, CRC calculator (32/16/8-bit), IWDTa with LOCO/2 clock, and error control module (ECM) - meets IEC 61508 SIL2 requirements out-of-box |
| Industrial-grade analog front-end | 12-bit A/D converters with self-diagnosis, analog disconnection detection, and sample-and-hold - enables predictive maintenance via signal integrity monitoring |
Applications
| Servo Drive Control | Programmable Logic Controller (PLC) |
|---|---|
Use Scenario: Closed-loop vector control of permanent magnet synchronous motors (PMSM) in CNC machine tools with synchronized multi-axis motion. IC Role / Device Role / Timing Role: Primary real-time controller executing FOC algorithms, EtherCAT slave communication, and PWM generation via MTU3a complementary PWM outputs. Use Value: 600 MHz Cortex-R4 delivers 996 DMIPS for sub-50 µs current loop execution; integrated EtherCAT eliminates external protocol offload ICs and reduces BOM cost by $3.20/unit. | Use Scenario: Modular PLC backplane with distributed I/O modules requiring deterministic cyclic data exchange over EtherCAT. IC Role / Device Role / Timing Role: Central EtherCAT slave node managing 32 digital I/O channels, 8 analog inputs, and local logic execution via Cortex-M3. Use Value: Dual-port EtherCAT controller enables daisy-chain topology with < 100 ns inter-node jitter; on-chip 1 Mbyte SRAM stores full I/O image and ladder logic state without external RAM. |
| Industrial Robotics Controller | High-Speed Packaging Machine |
Use Scenario: Six-axis robotic arm controller requiring coordinated trajectory planning, torque control, and safety-rated stop functions. IC Role / Device Role / Timing Role: Real-time motion planner (Cortex-R4), safety monitor (ECM + IWDTa), and encoder interface hub (EnDat 2.2/BiSS-C) for joint feedback. Use Value: Hardware ELC links encoder position capture to GPTa PWM dead-time insertion - ensures < 200 ns timing correlation between position read and gate drive update. | Use Scenario: Vision-guided packaging line with synchronized servo actuation, photoelectric sensing, and Ethernet-based HMI communication. IC Role / Device Role / Timing Role: Central motion coordinator interfacing camera trigger (SCIFA), conveyor encoder (BiSS-C), and pneumatic valve drivers (GPIO + POE3). Use Value: 33 extended-function timers (TPUa/MTU3a/GPTa) enable precise camming profiles; 5-V-tolerant GPIO directly drives 24 V industrial sensors without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7S910034CBG#AC0 | Same package and dual-core architecture but rated for 450 MHz max CPU frequency and 747 DMIPS - lacks 600 MHz timing margin for ultra-fast current loops. | Targeted at mid-tier servo drives with relaxed cycle time requirements (< 100 µs); not suitable for 20 kHz PMSM FOC. | Select when thermal budget limits 600 MHz operation or when EtherCAT cycle time > 1 ms is acceptable. |
| R7S910036CBG#AC0 | Identical 600 MHz performance and peripherals but includes optional security boot mode with AES-128 encryption - adds secure firmware authentication overhead. | Required for OEMs mandating IEC 62443-3-3 SL2 compliance; increases boot time by 12 ms due to signature verification. | Choose only if cryptographic root-of-trust is mandated by end-customer security policy. |
Compared with R7S910034CBG#AC0 and R7S910036CBG#AC0, the R7S910035CBG#AC0 provides optimal balance of deterministic 600 MHz real-time performance, EtherCAT timing precision, and industrial temperature resilience - without unnecessary security overhead or frequency derating.
Availability
R7S910035CBG#AC0 is available at Aetrix Electronics and suitable for servo drive control, industrial PLCs, robotics motion controllers, and high-speed packaging equipment requiring stable component supply across extended product lifecycles.
Supply support for R7S910035CBG#AC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT markets.
The RZ/T1 Group, including R7S910035CBG#AC0, was designed specifically for deterministic real-time industrial automation - integrating EtherCAT, high-frequency PWM, and functional safety features into a single die to replace multi-chip motion control solutions.
FAQ
What is the maximum operating frequency of the R7S910035CBG#AC0 Cortex-R4 core?
The R7S910035CBG#AC0 Cortex-R4 core operates at a maximum frequency of 600 MHz, delivering 996 DMIPS performance. This rating is validated for the PRBG0320GA-A FBGA package under industrial temperature conditions (Tj = −40°C to +125°C) with proper power delivery and thermal management per Renesas Application Note R01AN3917JJ0100.
Does the R7S910035CBG#AC0 include an integrated EtherCAT slave controller?
Yes, the R7S910035CBG#AC0 integrates a Beckhoff Automation EtherCAT slave controller IP core supporting two physical ports. It complies with EtherCAT specification ETG.1000 and enables hardware-accelerated process data exchange with sub-microsecond jitter - no external ASIC or FPGA is required for basic EtherCAT slave functionality.
What package type and pin count does the R7S910035CBG#AC0 use?
The R7S910035CBG#AC0 uses a 320-pin Fine-Pitch Ball Grid Array (FBGA) package designated PRBG0320GA-A, measuring 17 mm × 17 mm with 0.8 mm ball pitch. This package is RoHS-compliant and qualified for reflow soldering per J-STD-020D moisture sensitivity level 3.
How much on-chip SRAM does the R7S910035CBG#AC0 provide, and what error correction is implemented?
The R7S910035CBG#AC0 provides 1 Mbyte of on-chip extended SRAM with SEC-DED (Single Error Correction / Double Error Detection) ECC. This memory operates at 150 MHz and is accessible by both Cortex-R4 and Cortex-M3 cores, ensuring data integrity for real-time motion buffers without external memory access latency.
Which encoder interface protocols are supported by the R7S910035CBG#AC0?
The R7S910035CBG#AC0 supports EnDat 2.2, BiSS-C, FA-CODER, A-format, and HIPERFACE DSL-compliant encoder interfaces across its two dedicated channels. These protocols are implemented in hardware with differential input receivers and programmable frequency division - enabling direct connection to absolute rotary encoders without external level-shifting or protocol translation.
R7S910035CBG#AC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 320-FBGA
- Series:
- RZ/T1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 300MHz
- Connectivity:
- CANbus, CSI, EBI/EMI, Ethernet, I2C, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 209
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 544K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7S910035CBG#AC0 FAQ
1.How can I place an order for R7S910035CBG#AC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7S910035CBG#AC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7S910035CBG#AC0 reliable?
The price and inventory of R7S910035CBG#AC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7S910035CBG#AC0 is usually 5 days.
3.What payment methods are accepted for R7S910035CBG#AC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7S910035CBG#AC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7S910035CBG#AC0?
R7S910035CBG#AC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7S910035CBG#AC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7S910035CBG#AC0?
For technical support, including R7S910035CBG#AC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7S910035CBG#AC0 requirements.
6.How does Aetrix verify that R7S910035CBG#AC0 is sourced from the original manufacturer or authorized distributors?
All R7S910035CBG#AC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7S910035CBG#AC0 meets industry standards.
7.What is the process for return or replacement of R7S910035CBG#AC0?
All R7S910035CBG#AC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7S910035CBG#AC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7S910035CBG#AC0 part is unused and in its original packaging.
Return procedure for R7S910035CBG#AC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7S910035CBG#AC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

