Renesas R7S910036CBA#BC0
- Part No.:
- R7S910036CBA#BC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 320-FBGA
- Datasheet:
-
R7S910036CBA#BC0.pdf
- Description:
- IC MCU 32BIT ROMLESS 320LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:672
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7S910036CBA#BC0 from Renesas Electronics is a high-performance real-time MCU featuring an Arm Cortex-R4 processor operating at 450 MHz, integrated 1 Mbyte on-chip extended SRAM with ECC, dual Ethernet MAC (1 port standard + optional switch for 2-port operation), dual CAN 2.0B interfaces, and industrial-grade temperature range (−40°C to +125°C). It targets deterministic motion control systems requiring tight timing, safety-critical I/O handling, and EtherCAT slave functionality.
For engineers reviewing the R7S910036CBA#BC0 datasheet, R7S910036CBA#BC0 pinout, R7S910036CBA#BC0 application, or R7S910036CBA#BC0 equivalent, key selection considerations include its 320-pin FBGA package (PRBG0320GB-A), 450 MHz Cortex-R4 core with FPU and TCM, dual CAN channels supporting 1 Mbps, Ethernet MAC with MII/RMII, and support for industrial encoder protocols including EnDat 2.2 and BiSS-C via optional interface.
Technical Context
The R7S910036CBA#BC0 implements a dual-core architecture with a primary Arm Cortex-R4 core (r1p4) running at 450 MHz (747 DMIPS), Harvard pipeline, 8 KB instruction/data caches with ECC, and 512 KB ATCM + 32 KB BTCM with ECC. It lacks the optional R-IN engine (Cortex-M3) and EtherCAT slave controller per Table 1.3, distinguishing it from R7S910011xx and R7S910013xx variants.
Its peripheral set includes two CAN modules compliant with ISO 11898-1 (1 Mbps max), one Ethernet MAC supporting IEEE 802.3, 10/100BASE-TX, full/half duplex, and MII/RMII; five SCIFA channels with 16-byte FIFOs; four RSPIa channels; and two RIICa interfaces up to 400 kbps - all configured for deterministic industrial communication without EtherCAT or encoder interface hardware.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-R4 (r1p4), 450 MHz - delivers 747 DMIPS for hard real-time motion control loops. |
| On-chip SRAM | 1 Mbyte extended SRAM with SEC-DED ECC - enables reliable data buffering and firmware execution without external memory. |
| CAN Interface | 2 × ISO 11898-1 channels, 1 Mbps - supports dual-network redundancy or multi-axis motor coordination. |
| Ethernet MAC | 1-port IEEE 802.3, 10/100BASE-TX, MII/RMII - provides deterministic fieldbus connectivity without integrated switch or EtherCAT IP. |
| Operating Temp | Junction temperature −40°C to +125°C - qualified for under-hood, drive-train, and factory-floor environments. |
| Package | 320-pin FBGA (PRBG0320GB-A), 17 × 17 mm, 0.8 mm pitch - compatible with industrial PCB assembly and thermal management. |
| Power Supply | DVDD = 1.14–1.26 V; VCCQ33 = 3.0–3.6 V - dual-rail design separates core logic and I/O domains for noise isolation. |
Pinout & Package
Package: 320-pin Fine-Pitch Ball Grid Array (FBGA), PRBG0320GB-A, 17 mm × 17 mm, 0.8 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (pins A1–A4, B1–B4, etc.) | Core power supply | 1.14–1.26 V input for Cortex-R4 core, TCM, and cache - requires low-noise regulation and local decoupling. |
| VCCQ33 (pins C1–C4, D1–D4, etc.) | I/O and analog power supply | 3.0–3.6 V rail powering GPIO, CAN transceivers, ADC reference, and USB PHY - supports 5-V-tolerant inputs. |
| CLKIN (pin E1) | External clock input | 25 MHz crystal or oscillator input for PLL-based clock generation - used to derive CPU, system, and peripheral clocks. |
| RES# (pin K1) | Active-low reset input | Asynchronous hardware reset signal - initiates cold boot sequence and clears internal state registers. |
| ETH_MDC / ETH_MDIO (pins P1, P2) | MDIO management interface | IEEE 802.3-compliant serial interface for configuring external PHY registers - essential for Ethernet link setup. |
| CAN0_TX / CAN0_RX (pins T1, T2) | Channel 0 CAN differential pair | Direct connection to external CAN transceiver - supports 1 Mbps bit rate with built-in loopback and self-test modes. |
| CAN1_TX / CAN1_RX (pins U1, U2) | Channel 1 CAN differential pair | Independent second CAN bus - enables redundant network topology or distributed axis control in multi-drive systems. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | Single- and double-precision arithmetic (add/sub/mul/div/mac/sqrt) - accelerates real-time PID, vector control, and sensor fusion math. |
| Tightly coupled memory (TCM) | 512 KB ATCM + 32 KB BTCM with ECC - guarantees zero-wait-state deterministic code/data access for time-critical ISR and control tasks. |
| Event Link Controller (ELC) | 103 event signals routed without CPU intervention - enables timer-triggered ADC sampling, PWM updates, or GPIO toggling during sleep mode. |
| 12-bit A/D converters | 2 units (8 + 16 channels), 0.483 µs/unit0 conversion time - supports simultaneous current/voltage sensing across multiple motor phases. |
| Safety mechanisms | Register write protection, clock oscillation stop detection, CRC calculator, IWDTa, and error control module (ECM) - meets IEC 61508 SIL2 functional safety requirements. |
Applications
| Industrial Servo Drives | Programmable Logic Controllers (PLCs) |
|---|---|
|
Use Scenario: Real-time position/velocity/torque control of brushless servo motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Primary motion controller executing 100 µs control loops, managing CAN-based command distribution and analog feedback acquisition. Use Value: 450 MHz Cortex-R4 + FPU + TCM ensures sub-microsecond jitter for PWM update and ADC trigger synchronization - critical for <±0.01° positioning accuracy. |
Use Scenario: Modular I/O processing and ladder logic execution in DIN-rail mounted PLCs with distributed fieldbus nodes. IC Role / Device Role / Timing Role: Central processing unit handling cyclic I/O scanning, safety monitoring, and dual-CAN fieldbus bridging between master and remote I/O. Use Value: Dual CAN 2.0B + Ethernet MAC enables concurrent PROFINET over TCP/IP and CANopen device integration - eliminating gateway hardware. |
| Motor Control Gateways | Factory Automation Edge Nodes |
|
Use Scenario: Protocol translation between EtherNet/IP and CAN FD networks in packaging line controllers. IC Role / Device Role / Timing Role: Bridge controller performing packet inspection, timestamping, and deterministic forwarding using DMA and ELC-linked timers. Use Value: 1 Mbyte on-chip SRAM buffers bursty industrial Ethernet traffic while offloading protocol stack processing from host CPU - reducing latency variance. |
Use Scenario: Local machine vision preprocessing and sensor fusion in collaborative robot cells with vibration and EMI exposure. IC Role / Device Role / Timing Role: Embedded vision co-processor acquiring synchronized analog (current/temp) and digital (encoder) data for predictive maintenance analytics. Use Value: −40°C to +125°C junction rating + ECC SRAM ensures uninterrupted operation in uncooled enclosures near welding stations or hydraulic pumps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7S910006CBA | Same 320-pin FBGA package and 450 MHz Cortex-R4 core, but no on-chip extended SRAM (0 MB vs. 1 MB). | Limited to applications where external SDRAM or flash-based code execution suffices; unsuitable for large buffer-intensive motion profiles. | Select R7S910006CBA only when cost sensitivity outweighs SRAM-dependent determinism and latency requirements. |
| R7S910002CBA | Identical package and core frequency, but lacks both on-chip extended SRAM and Ethernet MAC - only supports CAN and serial interfaces. | Restricted to simpler distributed I/O or standalone motor controllers without networked diagnostics or remote firmware update capability. | Choose R7S910002CBA for cost-optimized, non-networked embedded motion control where Ethernet connectivity is unnecessary. |
Compared with R7S910006CBA and R7S910002CBA, the R7S910036CBA#BC0 uniquely combines 1 Mbyte on-chip ECC SRAM, Ethernet MAC, and dual CAN in a single 450 MHz Cortex-R4 die - enabling fully integrated, low-latency industrial edge control without external memory or PHY components.
Availability
R7S910036CBA#BC0 is available at Aetrix Electronics and suitable for industrial servo drives, programmable logic controllers (PLCs), motor control gateways, and factory automation edge nodes requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability.
Supply support for R7S910036CBA#BC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RZ/T1 Group, which includes R7S910036CBA#BC0, was designed specifically for deterministic real-time industrial automation - integrating high-speed Arm Cortex-R4 processing, safety mechanisms, and industrial communication peripherals into a single chip for motion control and PLC applications.
FAQ
What is the maximum operating frequency of the R7S910036CBA#BC0?
The R7S910036CBA#BC0 operates at a maximum CPU frequency of 450 MHz, delivering 747 DMIPS performance. This frequency is fixed for this specific part number, as confirmed in Table 1.3 of the R01DS0228EJ0200 datasheet. The R7S910036CBA#BC0 does not support 300 MHz or 600 MHz configurations - those are assigned to other members of the RZ/T1 family such as R7S910001CFP and R7S910007CBA. The 450 MHz rating applies to the Arm Cortex-R4 core only.
Does the R7S910036CBA#BC0 include EtherCAT slave functionality?
No, the R7S910036CBA#BC0 does not include EtherCAT slave controller (ECATC) hardware. Per Table 1.3 in the R01DS0228EJ0200 datasheet, EtherCAT is marked as "Not supported" for this part number. EtherCAT capability is only present in variants with "11", "13", or "15" in the fourth and fifth digits (e.g., R7S910011CBA). The R7S910036CBA#BC0 retains the standard Ethernet MAC (ETHERC) but lacks the Beckhoff-designed ECATC IP core.
What package type and pin count does the R7S910036CBA#BC0 use?
The R7S910036CBA#BC0 uses a 320-pin Fine-Pitch Ball Grid Array (FBGA) package designated PRBG0320GB-A, measuring 17 mm × 17 mm with 0.8 mm ball pitch. This matches the mechanical and thermal specifications listed on page 8 of the R01DS0228EJ0200 datasheet. It is functionally and physically identical to the PRBG0320GA-A and PLBG0320GB-A packages used by other 320-pin RZ/T1 devices, ensuring board-level compatibility across the family.
Is the R7S910036CBA#BC0 equipped with on-chip extended SRAM, and how much?
Yes, the R7S910036CBA#BC0 integrates 1 Mbyte of on-chip extended SRAM with SEC-DED (single-error correction, double-error detection) ECC. This is explicitly listed in Table 1.3 of the R01DS0228EJ0200 datasheet under "On-Chip Extended SRAM Capacity" for part number R7S910036CBA. The SRAM operates at 150 MHz and is accessible without wait states, making it suitable for real-time control buffers, firmware stacks, and safety-critical data logging.
Which industrial communication interfaces are supported by the R7S910036CBA#BC0?
The R7S910036CBA#BC0 supports dual CAN 2.0B interfaces (ISO 11898-1, up to 1 Mbps), one Ethernet MAC (IEEE 802.3, 10/100BASE-TX, MII/RMII), five SCIFA UARTs with 16-byte FIFOs, four RSPIa SPI controllers, two RIICa I²C interfaces (up to 400 kbps), and one USB 2.0 HS host/function channel. It does not include EtherCAT, encoder interfaces (EnDat/BiSS), or the R-IN engine (Cortex-M3), as confirmed in Table 1.2 and Table 1.3 of the official datasheet.
R7S910036CBA#BC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 320-FBGA
- Series:
- RZ/T1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 32-Bit
- Speed:
- 300MHz
- Connectivity:
- CANbus, CSI, EBI/EMI, Ethernet, I2C, SPI, UART/USART, USB
- Peripherals:
- DMA, PWM, WDT
- Number of I/O:
- 209
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7S910036CBA#BC0 FAQ
1.How can I place an order for R7S910036CBA#BC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7S910036CBA#BC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7S910036CBA#BC0 reliable?
The price and inventory of R7S910036CBA#BC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7S910036CBA#BC0 is usually 5 days.
3.What payment methods are accepted for R7S910036CBA#BC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7S910036CBA#BC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7S910036CBA#BC0?
R7S910036CBA#BC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7S910036CBA#BC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7S910036CBA#BC0?
For technical support, including R7S910036CBA#BC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7S910036CBA#BC0 requirements.
6.How does Aetrix verify that R7S910036CBA#BC0 is sourced from the original manufacturer or authorized distributors?
All R7S910036CBA#BC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7S910036CBA#BC0 meets industry standards.
7.What is the process for return or replacement of R7S910036CBA#BC0?
All R7S910036CBA#BC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7S910036CBA#BC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7S910036CBA#BC0 part is unused and in its original packaging.
Return procedure for R7S910036CBA#BC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7S910036CBA#BC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

