Renesas R7S910036CBG#AC0
- Part No.:
- R7S910036CBG#AC0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 320-FBGA
- Datasheet:
-
R7S910036CBG#AC0.pdf
- Description:
- IC MCU 32BIT ROMLESS 320FBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R7S910036CBG#AC0 from Renesas Electronics is a high-performance real-time MCU featuring dual Arm Cortex-R4 (600 MHz) and Cortex-M3 (150 MHz) processors, 1 Mbyte on-chip extended SRAM with ECC, EtherCAT slave controller (2-port), Ethernet MAC, dual CAN 2.0B interfaces, and integrated safety functions including CRC, IWDTa, and error control module - deployed in industrial motion control systems requiring deterministic low-latency response.
For engineers reviewing the R7S910036CBG#AC0 datasheet, R7S910036CBG#AC0 pinout, R7S910036CBG#AC0 application, or R7S910036CBG#AC0 equivalent, key selection considerations include confirmed 600 MHz Cortex-R4 operation, 1 Mbyte ECC-protected SRAM, EtherCAT slave compliance (Beckhoff IP core), dual CAN channel support at 1 Mbps, and -40°C to +125°C junction temperature rating.
Technical Context
The R7S910036CBG#AC0 implements a tightly coupled dual-core architecture: the Cortex-R4 executes hard real-time motion control loops with 996 DMIPS at 600 MHz and hardware FPU for single/double-precision math, while the Cortex-M3 (150 MHz) handles auxiliary tasks like communication stack management and safety monitoring. Both cores share access to 1 Mbyte ECC-protected SRAM and support independent MPU-based memory protection.
Its peripheral subsystem integrates EtherCAT slave controller (2-port), Ethernet MAC with MII/RMII, dual CAN controllers compliant with ISO 11898-1, 5-channel SCIFA with 16-byte FIFOs, and 2-unit DMAC (32 channels total) - all coordinated via Event Link Controller (ELC) to enable CPU-sleep-state module chaining without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-R4 @ 600 MHz (996 DMIPS) + Cortex-M3 @ 150 MHz - enables concurrent real-time control and auxiliary task execution |
| On-chip Memory | 1 Mbyte extended SRAM with SEC-DED ECC - provides fault-tolerant data storage for safety-critical motion profiles |
| EtherCAT Support | Integrated Beckhoff EtherCAT Slave Controller (2 ports) - eliminates external ASIC for servo drive synchronization |
| Communication Interfaces | Dual CAN 2.0B (1 Mbps), Ethernet MAC (10/100BASE-T), 5× SCIFA, 2× I²C (400 kbps), 4× RSPI - supports multi-protocol fieldbus integration |
| Timers & PWM | 33 extended-function timers including MTU3a (9 ch), TPUa (12 ch), GPTa (4 ch) - delivers precise PWM generation for 3-phase inverter control with dead-time compensation |
| Safety Features | CRC calculator, IWDTa, input clock oscillation detection, error control module (ECM), register write protection - meets IEC 61508 SIL2 functional safety requirements |
| Operating Range | Junction temperature: -40°C to +125°C - qualified for under-hood and industrial motor drive environments |
Pinout & Package
Package: 320-pin FBGA (PRBG0320GA-A), 17 mm × 17 mm, 0.8 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1–4, 7–10, 13–16, etc.) | Core power supply | 1.14–1.26 V for Cortex-R4/M3 and logic - requires tight regulation and local decoupling |
| VCCQ33 (Pins 5, 6, 11, 12, 17, 18, etc.) | I/O and analog power | 3.0–3.6 V for GPIO, CAN transceivers, ADC reference - enables 5-V-tolerant I/O operation |
| ETH0_TXD0–ETH0_RXD3 (Pins 121–128) | Ethernet PHY interface | MII/RMII signals for 10/100BASE-T Ethernet MAC - routed as controlled-impedance differential pairs |
| ECAT0_TXD/ECAT0_RXD (Pins 131–134) | EtherCAT port 0 physical layer | Dedicated differential pairs for EtherCAT slave port 0 - supports 100 Mbps deterministic cycle times |
| CAN0_TX/CAN0_RX (Pins 141, 142) | CAN channel 0 transceiver interface | Direct connection to ISO 11898-1-compliant CAN transceiver - supports 1 Mbps bit rate with bus fault tolerance |
| AD00–AD07 (Pins 151–158) | A/D converter unit 0 inputs | 8-channel 12-bit analog input (unit 0) with sample-and-hold - used for current/voltage feedback in motor control |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | Cortex-R4 (600 MHz) + Cortex-M3 (150 MHz) with independent MPUs - enables separation of safety-critical control and non-critical services |
| EtherCAT slave integration | Beckhoff-certified ECATC IP core with 2-port support - reduces BOM count and PCB area vs. discrete EtherCAT ASIC solutions |
| Hardware-accelerated safety | Dedicated ECM, IWDTa, and clock monitor (CLMA) - enables autonomous fault detection and safe state entry without CPU involvement |
| Precision motion timing | MTU3a with complementary PWM, dead-time insertion, and phase-counting mode - supports direct 3-phase inverter gate drive with <100 ns jitter |
| Robust fieldbus connectivity | Dual CAN, Ethernet MAC, and optional encoder interfaces (EnDat 2.2/BiSS-C) - allows coexistence of multiple industrial protocols on single SoC |
Applications
| Industrial Servo Drives | Programmable Logic Controllers (PLCs) |
|---|---|
Use Scenario: Closed-loop position/velocity/torque control of PMSM/BLDC motors in CNC machines and robotics. IC Role / Device Role / Timing Role: Primary real-time controller executing servo algorithms at ≤100 µs cycle time using Cortex-R4, with EtherCAT slave managing distributed I/O synchronization. Use Value: Eliminates need for external FPGA or ASIC by integrating EtherCAT, dual CAN, and high-resolution PWM in one package - reducing system latency and component count. |
Use Scenario: Modular PLC backplane with distributed I/O modules communicating over EtherCAT and CANopen. IC Role / Device Role / Timing Role: Central processing unit running ladder logic and motion control tasks, coordinating fieldbus traffic via integrated ECATC and RSCAN modules. Use Value: Single-chip solution supports both high-speed deterministic EtherCAT (2-port) and legacy CAN networks - simplifying firmware development and certification. |
| Robot Joint Controllers | High-Performance Motion Controllers |
Use Scenario: Compact joint-level control board for collaborative robots requiring torque sensing and safety shutdown. IC Role / Device Role / Timing Role: Real-time executor of impedance control algorithms using Cortex-R4 FPU, with Cortex-M3 handling safety monitoring and communication stacks. Use Value: On-chip 1 Mbyte ECC SRAM stores complex trajectory buffers and safety state variables - avoiding external memory with associated timing uncertainty. |
Use Scenario: Standalone motion controller for multi-axis packaging machinery with synchronized camming and electronic gearing. IC Role / Device Role / Timing Role: Deterministic timer subsystem (MTU3a + TPUa + ELC) generates precise PWM waveforms and A/D triggers across axes without CPU polling. Use Value: Hardware event linking enables inter-module coordination during sleep mode - cutting power consumption while maintaining sub-µs timing accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R7S910007CBG | Same package and core configuration but lacks EtherCAT slave controller; 600 MHz Cortex-R4 only | Requires external EtherCAT ASIC for servo synchronization; suitable for CAN/Ethernet-only applications | Select when EtherCAT is not required and cost reduction is prioritized over integration |
| R7S910113CBB | Includes security boot mode (AES encryption) and encoder interface (BiSS-C/EnDat 2.2); same 600 MHz/1 MB SRAM | Supports secure firmware updates and absolute position feedback from resolvers/encoders - needed for certified safety systems | Choose when functional safety certification (IEC 61800-5-2) or absolute encoder interfacing is mandatory |
Compared with R7S910007CBG, R7S910036CBG#AC0 adds integrated EtherCAT slave functionality - eliminating external PHY and protocol handling overhead. Against R7S910113CBB, it omits security boot and encoder interfaces, trading those features for lower cost and simpler qualification in non-certified motion systems.
Availability
R7S910036CBG#AC0 is available at Aetrix Electronics and suitable for industrial servo drives, programmable logic controllers (PLCs), robot joint controllers, and high-performance motion controllers requiring stable component supply across extended production lifecycles.
Supply support for R7S910036CBG#AC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT markets.
The RZ/T1 Group, which includes R7S910036CBG#AC0, was designed specifically for deterministic real-time industrial automation - integrating EtherCAT, safety mechanisms, and dual-core processing to replace FPGA+MCU combinations in servo and motion control.
FAQ
What is the maximum operating frequency of the R7S910036CBG#AC0 Cortex-R4 core?
The R7S910036CBG#AC0 operates its Arm Cortex-R4 core at a maximum frequency of 600 MHz, delivering 996 DMIPS performance. This frequency is confirmed in Table 1.1 of the R01DS0228EJ0200 datasheet and applies specifically to the 320-pin FBGA variants including R7S910036CBG#AC0. The device also supports lower-frequency configurations (300/450 MHz) via software configuration.
Does the R7S910036CBG#AC0 include an integrated EtherCAT slave controller?
Yes, the R7S910036CBG#AC0 includes a Beckhoff Automation-certified EtherCAT Slave Controller (ECATC) IP core supporting two ports. This is explicitly listed in Table 1.3 (List of Products) and detailed in Section 1.1 of the datasheet. The ECATC enables direct implementation of EtherCAT slave nodes without external protocol ASICs.
What is the on-chip SRAM capacity and ECC capability of the R7S910036CBG#AC0?
The R7S910036CBG#AC0 integrates 1 Mbyte of on-chip extended SRAM with SEC-DED (single error correction/double error detection) ECC protection. This is specified in Table 1.1 under "Memory" and confirmed in the product list (Table 1.3), where R7S910036CBG#AC0 is grouped with other "1 Mbyte" variants such as R7S910006CBG and R7S910013CBG.
Which communication interfaces are supported by the R7S910036CBG#AC0 for industrial fieldbus connectivity?
The R7S910036CBG#AC0 supports EtherCAT (2-port), Ethernet MAC (10/100BASE-T), dual CAN 2.0B (1 Mbps), 5-channel SCIFA, 2-channel I²C (400 kbps), and 4-channel RSPI. These interfaces are documented in Table 1.1 and verified in the "Communication function" section (pages 6–7) of the R01DS0228EJ0200 datasheet.
What safety mechanisms are implemented in the R7S910036CBG#AC0 for industrial applications?
The R7S910036CBG#AC0 incorporates CRC calculator, independent watchdog timer (IWDTa), input clock oscillation stop detection, clock monitor circuit (CLMA), error control module (ECM), and register write protection. These are explicitly listed under "Safety functions" in the datasheet's Features section and detailed in Table 1.1 - enabling compliance with IEC 61508 SIL2 requirements.
R7S910036CBG#AC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 320-FBGA
- Series:
- RZ/T1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 300MHz
- Connectivity:
- CANbus, CSI, EBI/EMI, Ethernet, I2C, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 209
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 544K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R7S910036CBG#AC0 FAQ
1.How can I place an order for R7S910036CBG#AC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R7S910036CBG#AC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R7S910036CBG#AC0 reliable?
The price and inventory of R7S910036CBG#AC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R7S910036CBG#AC0 is usually 5 days.
3.What payment methods are accepted for R7S910036CBG#AC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R7S910036CBG#AC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R7S910036CBG#AC0?
R7S910036CBG#AC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R7S910036CBG#AC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R7S910036CBG#AC0?
For technical support, including R7S910036CBG#AC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R7S910036CBG#AC0 requirements.
6.How does Aetrix verify that R7S910036CBG#AC0 is sourced from the original manufacturer or authorized distributors?
All R7S910036CBG#AC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R7S910036CBG#AC0 meets industry standards.
7.What is the process for return or replacement of R7S910036CBG#AC0?
All R7S910036CBG#AC0 units undergo pre-shipment inspection (PSI). If there is an issue with R7S910036CBG#AC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R7S910036CBG#AC0 part is unused and in its original packaging.
Return procedure for R7S910036CBG#AC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R7S910036CBG#AC0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

