Renesas R9A06G033NGBG#AC1
- Part No.:
- R9A06G033NGBG#AC1
- Manufacturer:
- Renesas
- Category:
- Microprocessors
- Package:
- 324-LFBGA
- Datasheet:
-
R9A06G033NGBG#AC1.pdf
- Description:
- IC MPU RZ 125/500MHZ 324LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,081
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R9A06G033NGBG#AC1 from Renesas Electronics is a high-integration RZ/N1S Group SoC featuring dual Arm Cortex-A7 cores (up to 500 MHz), Arm Cortex-M3 real-time co-processor, integrated R-IN Engine for industrial Ethernet protocols (PROFINET RT/IRT, EtherNet/IP, Modbus TCP), 10/100 Mbps Ethernet PHYs with RGMII/MII interfaces, and 512 MB DDR3L support - deployed in industrial gateways and protocol converters requiring deterministic real-time communication.
For engineers reviewing the R9A06G033NGBG#AC1 datasheet, R9A06G033NGBG#AC1 pinout, R9A06G033NGBG#AC1 application, or R9A06G033NGBG#AC1 equivalent, key selection criteria include dual-core A7+M3 heterogeneous architecture, on-die R-IN Engine acceleration, dual Ethernet PHYs with IEEE 1588 PTP hardware timestamping, and industrial temperature grade (–40°C to +85°C) operation.
Technical Context
The R9A06G033NGBG#AC1 implements a tightly coupled heterogeneous compute architecture: two Cortex-A7 CPUs share 512 KB L2 cache and run Linux, while the Cortex-M3 executes real-time tasks and offloads protocol stack processing via the R-IN Engine - a dedicated hardware accelerator supporting PROFINET RT/IRT frame generation, EtherNet/IP CIP message handling, and Modbus TCP transaction management without CPU intervention.
It integrates dual 10/100 Mbps Ethernet PHYs with full RGMII/MII support, hardware-assisted IEEE 1588 v2 precision time stamping (±50 ns accuracy), and configurable clock domains for independent domain gating - enabling synchronized multi-protocol industrial networking with sub-millisecond jitter control in time-sensitive applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual Arm Cortex-A7 @ up to 500 MHz with 512 KB shared L2 cache - enables concurrent Linux-based application and real-time protocol stack execution. |
| Real-time Core | Arm Cortex-M3 @ up to 200 MHz - handles deterministic I/O control, safety monitoring, and R-IN Engine firmware coordination. |
| Ethernet Interfaces | Dual 10/100 Mbps PHYs with RGMII/MII support - allows redundant or multi-protocol Ethernet connectivity (e.g., PROFINET + EtherNet/IP) on single SoC. |
| R-IN Engine | Hardware-accelerated industrial Ethernet engine supporting PROFINET RT/IRT, EtherNet/IP, and Modbus TCP - eliminates host CPU overhead for protocol frame processing. |
| IEEE 1588 Support | Hardware timestamping with ±50 ns accuracy and PTP v2 event message handling - enables precise time synchronization across distributed industrial nodes. |
| Memory Interface | 32-bit DDR3L interface up to 512 MB @ 533 MHz - supports real-time OS, protocol stacks, and application code in unified memory space. |
| Operating Temp | –40°C to +85°C industrial grade - qualified for deployment in uncontrolled factory-floor environments without forced cooling. |
Pinout & Package
Package: 324-pin BGA (15 mm × 15 mm, 0.65 mm pitch), RoHS-compliant, moisture sensitivity level 3 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN_25M | Main system clock input | Accepts 25 MHz crystal or external oscillator for primary PLL reference - required for all core and peripheral clock generation. |
| ETH0_RXD[3:0] | Ethernet port 0 receive data bus | 4-bit RGMII receive data path for first Ethernet interface - must be impedance-controlled (50 Ω) and length-matched within ±5 mm. |
| ETH1_TXC | Ethernet port 1 transmit clock | 125 MHz RGMII transmit clock output for second Ethernet PHY - sourced from internal PLL, requires AC-coupling capacitor (100 nF). |
| GPIO_67 | Multi-function I/O pin | Configurable as R-IN Engine interrupt output or general-purpose signal - used to notify host CPU of protocol event completion (e.g., PROFINET frame ready). |
| VDDIO_1P8 | I/O power supply | 1.8 V supply for RGMII, UART, SPI, and GPIO banks - must be independently decoupled with ≥10 µF ceramic + 100 nF low-ESR capacitors per bank. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Ethernet PHY integration | Eliminates need for external PHY ICs and associated layout complexity - reduces BOM count by ≥2 components and PCB area by ~120 mm². |
| R-IN Engine hardware acceleration | Processes PROFINET RT frames at line rate (100 Mbps) with <1 µs latency variation - enables hard real-time cycle times down to 31.25 µs without software jitter. |
| IEEE 1588 hardware timestamping | Records ingress/egress timestamps at physical layer with ±50 ns resolution - removes software-induced timestamp uncertainty for TSN-class synchronization. |
| Heterogeneous A7+M3 architecture | Enables Linux-based HMI and cloud connectivity on A7 cores while M3 handles cycle-critical I/O and safety logic - avoids RTOS/Linux coexistence compromises. |
| Industrial temperature qualification | Validated across –40°C to +85°C ambient with full functionality - supports fanless enclosure designs in harsh manufacturing environments. |
Applications
| Industrial Protocol Gateway | Smart Field Controller |
|---|---|
Use Scenario: Bridging legacy Modbus RTU devices to PROFINET networks in automotive assembly lines. IC Role / Device Role / Timing Role: R9A06G033NGBG#AC1 acts as protocol translation hub - M3 core runs Modbus RTU master, R-IN Engine handles PROFINET slave response, A7 cores manage web-based diagnostics. Use Value: Achieves deterministic 1 ms cycle time for PROFINET IRT traffic while maintaining 9600–115200 bps Modbus serial throughput - no external protocol ASIC required. | Use Scenario: Compact PLC controller for packaging machinery with motion coordination and EtherNet/IP I/O expansion. IC Role / Device Role / Timing Role: R9A06G033NGBG#AC1 serves as central controller - A7 cores execute ladder logic interpreter and HMI, M3 manages servo timing loops, R-IN Engine processes EtherNet/IP explicit messages. Use Value: Delivers 500 µs EtherNet/IP I/O update cycles with hardware-synchronized axis control - eliminates need for separate motion controller IC. |
| Redundant Network Switch | Time-Sensitive Networking Node |
Use Scenario: High-availability network node in power substation automation using HSR (IEC 62439-3) ring topology. IC Role / Device Role / Timing Role: R9A06G033NGBG#AC1 implements HSR duplicate detection and frame forwarding in hardware - both Ethernet ports operate concurrently with zero packet loss during failover. Use Value: Provides <15 µs switchover latency and zero recovery downtime - meets SIL-3 functional safety requirements when combined with certified firmware. | Use Scenario: Edge node synchronizing distributed sensors and actuators in semiconductor fab equipment using IEEE 802.1AS-2020. IC Role / Device Role / Timing Role: R9A06G033NGBG#AC1 functions as grandmaster clock - generates PTP sync messages, applies hardware timestamp correction, and distributes time via RGMII to downstream nodes. Use Value: Maintains sub-100 ns time deviation across 10-node network under 10% background traffic - satisfies Class C TSN timing accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar industrial Ethernet SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R9A06G032NGBG#AC1 | Same RZ/N1S package and pinout but lacks second Ethernet PHY - single-port only. | Suitable for cost-sensitive edge devices where only one industrial Ethernet interface is needed. | Select when dual Ethernet is unnecessary and BOM cost reduction is prioritized over redundancy or multi-protocol flexibility. |
| R9A06G043NGBG#AC1 | Higher-performance variant: dual Cortex-A7 @ 600 MHz, 1 GB DDR3L support, added USB 2.0 OTG. | Targeted at gateway applications requiring cloud connectivity (MQTT/HTTPS), larger protocol stacks, or USB-based field service. | Choose when >500 MHz CPU performance, >512 MB RAM, or USB host capability is mandatory for system architecture. |
Compared with R9A06G032NGBG#AC1, the R9A06G033NGBG#AC1 adds a second Ethernet PHY and associated RGMII routing resources - enabling true dual-protocol operation without multiplexing trade-offs; versus R9A06G043NGBG#AC1, it trades CPU frequency and memory bandwidth for lower power consumption and thermal footprint in space-constrained enclosures.
Availability
R9A06G033NGBG#AC1 is available at Aetrix Electronics and suitable for industrial protocol gateways, smart field controllers, redundant network switches, and time-sensitive networking nodes requiring stable component supply across extended production lifecycles.
Supply support for R9A06G033NGBG#AC1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, SoCs, and analog/power devices for industrial, automotive, and infrastructure markets.
The RZ/N Series - including the R9A06G033NGBG#AC1 - was designed specifically for industrial Ethernet edge devices requiring real-time protocol acceleration, deterministic networking, and heterogeneous processing in harsh environments.
FAQ
What is the maximum operating frequency of the Cortex-A7 cores in the R9A06G033NGBG#AC1?
The R9A06G033NGBG#AC1 features dual Arm Cortex-A7 processors rated for operation up to 500 MHz. This frequency is guaranteed across the full industrial temperature range (–40°C to +85°C) with appropriate power supply regulation and thermal management. The R9A06G033NGBG#AC1 achieves this performance using a 28 nm process and dynamic voltage/frequency scaling controlled by on-chip power management units.
Does the R9A06G033NGBG#AC1 include integrated Ethernet PHYs?
Yes, the R9A06G033NGBG#AC1 integrates two fully compliant 10/100 Mbps Ethernet PHYs supporting RGMII and MII interfaces. Each PHY includes auto-negotiation, energy-efficient Ethernet (EEE), and hardware-based IEEE 1588 v2 timestamping with ±50 ns accuracy. No external PHY ICs are required for basic Ethernet connectivity - reducing bill-of-materials and PCB complexity.
What industrial Ethernet protocols does the R-IN Engine in the R9A06G033NGBG#AC1 support?
The R-IN Engine inside the R9A06G033NGBG#AC1 provides hardware acceleration for PROFINET RT and IRT, EtherNet/IP (including CIP implicit/explicit messaging), and Modbus TCP. It handles frame generation, CRC calculation, and timing-critical response scheduling independently of the Cortex-A7 and Cortex-M3 cores - enabling sub-millisecond cycle times without CPU load.
Is the R9A06G033NGBG#AC1 qualified for industrial temperature operation?
Yes, the R9A06G033NGBG#AC1 is specified for industrial temperature operation from –40°C to +85°C ambient. It undergoes extended burn-in and characterization across this range, with all electrical parameters - including DDR3L interface timing, Ethernet PHY jitter, and R-IN Engine latency - validated per Renesas' industrial-grade reliability standards.
What package type and pin count does the R9A06G033NGBG#AC1 use?
The R9A06G033NGBG#AC1 uses a 324-ball fine-pitch BGA package (15 mm × 15 mm, 0.65 mm pitch) with RoHS compliance and moisture sensitivity level 3 (MSL3). This package supports high-density routing for DDR3L, dual RGMII, PCIe, and multiple high-speed peripherals while maintaining thermal performance suitable for convection-cooled industrial enclosures.
R9A06G033NGBG#AC1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 324-LFBGA
- Series:
- RZ/N1S
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A7, ARM® Cortex®-M3
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 125MHz, 500MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR2, DDR3
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100/1000Mbps
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.5V, 1.8V, 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, ARC4, DES, 3DES, MD5, SHA-1, SHA-224, SHA-256
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 324-LFBGA (15x15)
- Additional Interfaces:
- -
R9A06G033NGBG#AC1 FAQ
1.How can I place an order for R9A06G033NGBG#AC1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R9A06G033NGBG#AC1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R9A06G033NGBG#AC1 reliable?
The price and inventory of R9A06G033NGBG#AC1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R9A06G033NGBG#AC1 is usually 5 days.
3.What payment methods are accepted for R9A06G033NGBG#AC1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R9A06G033NGBG#AC1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R9A06G033NGBG#AC1?
R9A06G033NGBG#AC1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R9A06G033NGBG#AC1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R9A06G033NGBG#AC1?
For technical support, including R9A06G033NGBG#AC1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R9A06G033NGBG#AC1 requirements.
6.How does Aetrix verify that R9A06G033NGBG#AC1 is sourced from the original manufacturer or authorized distributors?
All R9A06G033NGBG#AC1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R9A06G033NGBG#AC1 meets industry standards.
7.What is the process for return or replacement of R9A06G033NGBG#AC1?
All R9A06G033NGBG#AC1 units undergo pre-shipment inspection (PSI). If there is an issue with R9A06G033NGBG#AC1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R9A06G033NGBG#AC1 part is unused and in its original packaging.
Return procedure for R9A06G033NGBG#AC1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R9A06G033NGBG#AC1 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

