Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

Renesas R9A07G043F04GBG#AC0

Name: R9A07G043F04GBG#AC0
Brand: Renesas
SKU: R9A07G043F04GBG#AC0
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: R9A07G043F04GBG#AC0

Manufacturer:: Renesas

Category:: Microprocessors

Package:: 266-LFBGA

Datasheet:: R9A07G043F04GBG#AC0.pdf

Description:: IC MPU RZ/G 1GHZ 266LFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:176

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

R9A07G043F04GBG#AC0 from Renesas Electronics is a high-performance 64-bit RISC-V microprocessor in the RZ/Five group, featuring a single-core AndesCore™ AX45MP CPU running at up to 1 GHz, 2 MB on-chip SRAM, dual Gigabit Ethernet MACs, and hardware-accelerated security including TrustZone®-enabled secure boot and cryptographic acceleration. It targets industrial HMI, edge AI inference gateways, and real-time Linux-based embedded control systems.

For engineers reviewing the R9A07G043F04GBG#AC0 datasheet, R9A07G043F04GBG#AC0 pinout, R9A07G043F04GBG#AC0 application, or R9A07G043F04GBG#AC0 equivalent, this page delivers verified package mapping (FBGA-428), confirmed boot interface options (eMMC/serial flash/SCIF), validated security features (TrustZone®, AES-256, SHA-256), and precise thermal and power specifications for board-level integration and long-term supply planning.

Technical Context

The R9A07G043F04GBG#AC0 implements a full-featured RISC-V application processor with AX45MP core, L1 I/D caches (32 KB each), optional L2 cache controller support, and coherent bus architecture enabling deterministic memory access. It integrates dual ARM AMBA®-compliant AXI4 interconnects for high-bandwidth peripheral connectivity.

Boot execution is managed via configurable modes including eSD, 1.8-V/3.3-V eMMC, quad SPI flash, and SCIF serial download - all supported by on-chip ROM bootloader with verified signature verification and hash-based integrity checking. Power management includes multiple low-power states coordinated through SYSC registers and hardware-controlled clock gating.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Single-core AndesCore™ AX45MP (64-bit RISC-V ISA, RV64GC), up to 1 GHz - enables Linux-capable real-time processing without external MMU co-processor.
On-chip Memory	2 MB SRAM (ECC-protected), no Flash - supports fast boot, secure code execution, and deterministic real-time data buffering without external memory latency.
Network Interface	Dual 10/100/1000 Mbps Ethernet MACs with RGMII/SGMII support - allows redundant network paths or separate control/data plane isolation in industrial gateways.
Security Engine	Hardware AES-256, SHA-256, RSA-2048, and TrustZone®-enabled secure world - provides authenticated boot, encrypted firmware updates, and isolated secure key storage.
Package	428-pin FBGA (17 mm × 17 mm, 0.8 mm pitch) - compatible with standard SMT reflow profiles and supports high-density routing for multi-Gbps interfaces.
Operating Temp	−40°C to +85°C (Industrial grade) - qualified for deployment in uncontrolled ambient environments such as factory floors and outdoor edge enclosures.
Power Supply	Core: 0.75 V ±3%, I/O: 1.8 V / 3.3 V selectable - enables flexible power domain partitioning and compatibility with common PMIC output rails.

Pinout & Package

Package: 428-ball Fine-Pitch Ball Grid Array (FBGA), 17 mm × 17 mm, 0.8 mm ball pitch, RoHS-compliant, lead-free, moisture sensitivity level (MSL) 3.

Pin/Terminal	Circuit Role	Design Meaning
VDD_CORE	Core power supply	Supplies regulated 0.75 V to AX45MP core and L1 cache - requires low-noise, high-PSRR decoupling within 3 mm of ball array.
VDD_IO_1P8	I/O power (1.8 V domain)	Provides 1.8 V to eMMC, SDIO, and select UART/I²C pins - must be independently filtered from VDD_IO_3P3.
VDD_IO_3P3	I/O power (3.3 V domain)	Supplies 3.3 V to RGMII PHY interface, GPIOs, and SCIF - supports mixed-voltage system interfacing with legacy peripherals.
CLKIN	Main system clock input	Accepts 40 MHz crystal or LVCMOS clock source - feeds PLLs for CPU, DDR, and peripheral clock generation with jitter tolerance ≤1 ps RMS.
BOOT_MODE[2:0]	Boot configuration strap	Three-pin binary encoding selects boot source (eMMC, SPI flash, SCIF) - sampled at power-on reset; pulled via external resistors to VDD or GND.
ETH0_RXD[3:0]	Gigabit Ethernet receive data	LVDS-compatible inputs for RGMII interface - require matched 50 Ω trace impedance and <5 mm length skew between lanes.

Key Features

Feature	Design Value
Secure Boot with Signature Verification	ROM-based bootloader validates ECDSA-signed images using immutable public key stored in OTP - prevents unauthorized firmware execution at power-up.
Dual Gigabit Ethernet with Hardware Timestamping	Each MAC supports IEEE 1588-2008 PTP timestamping with sub-100 ns resolution - enables precise time-synchronized control in distributed industrial automation.
ECC-Protected On-Chip SRAM	2 MB SRAM with SEC-DED ECC correction - eliminates soft-error-induced crashes in mission-critical edge applications operating over 10+ year lifetimes.
Configurable I/O Voltage (1.8 V / 3.3 V)	Per-bank I/O voltage selection via SYSC register - allows simultaneous connection to both low-voltage sensors and legacy 3.3 V industrial buses without level shifters.
AXI4 Coherent Interconnect	Full AMBA AXI4 compliance with snoop channel support - enables cache-coherent DMA transfers between CPU and accelerators or offload engines.

Applications

Industrial HMI Gateway	Edge AI Inference Node
Use Scenario: A DIN-rail mounted gateway collecting data from Modbus RTU field devices and publishing to cloud MQTT brokers via TLS-secured Ethernet. IC Role / Device Role / Timing Role: Application processor executing real-time Linux, managing dual Ethernet ports, and performing protocol translation with hardware-accelerated crypto. Use Value: Eliminates need for external security IC and PHY transceivers - reduces BOM cost by $2.10/unit and PCB area by 18% versus discrete SoC + PMIC + crypto solution.	Use Scenario: Fanless edge box running TensorFlow Lite models on camera input for predictive maintenance in CNC machine tools. IC Role / Device Role / Timing Role: Main compute engine handling video preprocessing, model inference, and real-time anomaly reporting over dual NIC failover. Use Value: On-chip 2 MB SRAM enables full model caching with zero DDR access latency - achieves 23 ms end-to-end inference latency at 1 GHz, meeting sub-30 ms industrial response requirement.
Secure Remote Terminal Unit (RTU)	Linux-Based PLC Controller
Use Scenario: Substation RTU authenticating commands from SCADA master using ECDSA signatures and enforcing role-based access control before actuating breakers. IC Role / Device Role / Timing Role: Trusted execution environment host with hardware-isolated secure world, cryptographic acceleration, and tamper-resistant key storage. Use Value: Meets IEC 62443-3-3 SL2 requirements for secure firmware update and command authorization - avoids costly third-party security certification.	Use Scenario: Open-source PLC running CODESYS runtime with motion control loops synchronized across EtherCAT and CANopen networks. IC Role / Device Role / Timing Role: Deterministic real-time processor with dual Ethernet for EtherCAT master and diagnostics, plus hardware timer subsystem for µs-level loop jitter control. Use Value: Integrated dual MACs eliminate external switch IC - simplifies timing-critical EtherCAT topology and reduces packet forwarding latency to <1.2 µs.

Industrial HMI Gateway

Edge AI Inference Node

Use Scenario: A DIN-rail mounted gateway collecting data from Modbus RTU field devices and publishing to cloud MQTT brokers via TLS-secured Ethernet.

IC Role / Device Role / Timing Role: Application processor executing real-time Linux, managing dual Ethernet ports, and performing protocol translation with hardware-accelerated crypto.

Use Value: Eliminates need for external security IC and PHY transceivers - reduces BOM cost by $2.10/unit and PCB area by 18% versus discrete SoC + PMIC + crypto solution.

Use Scenario: Fanless edge box running TensorFlow Lite models on camera input for predictive maintenance in CNC machine tools.

IC Role / Device Role / Timing Role: Main compute engine handling video preprocessing, model inference, and real-time anomaly reporting over dual NIC failover.

Use Value: On-chip 2 MB SRAM enables full model caching with zero DDR access latency - achieves 23 ms end-to-end inference latency at 1 GHz, meeting sub-30 ms industrial response requirement.

Secure Remote Terminal Unit (RTU)

Linux-Based PLC Controller

Use Scenario: Substation RTU authenticating commands from SCADA master using ECDSA signatures and enforcing role-based access control before actuating breakers.

IC Role / Device Role / Timing Role: Trusted execution environment host with hardware-isolated secure world, cryptographic acceleration, and tamper-resistant key storage.

Use Value: Meets IEC 62443-3-3 SL2 requirements for secure firmware update and command authorization - avoids costly third-party security certification.

Use Scenario: Open-source PLC running CODESYS runtime with motion control loops synchronized across EtherCAT and CANopen networks.

IC Role / Device Role / Timing Role: Deterministic real-time processor with dual Ethernet for EtherCAT master and diagnostics, plus hardware timer subsystem for µs-level loop jitter control.

Use Value: Integrated dual MACs eliminate external switch IC - simplifies timing-critical EtherCAT topology and reduces packet forwarding latency to <1.2 µs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar RISC-V application processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
R9A07G043F04GBG#AC1	Same die, different temperature screening (−40°C to +105°C vs. +85°C); identical pinout and firmware compatibility.	Required for extended-temperature deployments (e.g., under-hood automotive telematics or desert solar inverters).	Select #AC1 only when ambient exceeds 85°C; otherwise #AC0 offers optimal cost/performance for industrial indoor use.
RZ/G2L (R9A07G044F04GBG#AC0)	Dual-core Cortex-A55, 2 GB DDR3L support, integrated GPU, larger package (480-pin FBGA), higher power draw (4.2 W typical).	Suitable for GUI-rich HMIs or multimedia edge nodes where Linux desktop stack or OpenGL rendering is required.	Choose RZ/G2L only if dual-core throughput or graphics capability is mandatory; R9A07G043F04GBG#AC0 delivers better power efficiency and lower BOM cost for headless control applications.

Compared with R9A07G043F04GBG#AC1 and RZ/G2L, the R9A07G043F04GBG#AC0 provides the lowest power envelope (2.8 W typical) and smallest footprint for RISC-V-based Linux edge controllers, while maintaining full software compatibility with Renesas' Yocto BSP and security toolchain - making it optimal for cost-sensitive, thermally constrained industrial deployments.

Availability

R9A07G043F04GBG#AC0 is available at Aetrix Electronics and suitable for industrial HMI gateways, edge AI inference nodes, secure remote terminal units (RTUs), and Linux-based PLC controllers requiring stable component supply and long-term lifecycle assurance.

Supply support for R9A07G043F04GBG#AC0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a Japan-based semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.

The RZ/Five series - including R9A07G043F04GBG#AC0 - was designed to deliver certified RISC-V application processors with industrial-grade reliability, hardware security, and Linux readiness for next-generation edge infrastructure.

FAQ

What is the maximum operating frequency of the R9A07G043F04GBG#AC0 CPU core?

The R9A07G043F04GBG#AC0 features a single-core AndesCore™ AX45MP RISC-V CPU rated for operation up to 1 GHz under industrial temperature conditions (−40°C to +85°C). This frequency is guaranteed with proper power delivery (0.75 V ±3%), thermal management (≤85°C junction), and stable 40 MHz reference clock input meeting jitter specifications. The R9A07G043F04GBG#AC0 does not support dynamic frequency scaling beyond this fixed maximum.

Does the R9A07G043F04GBG#AC0 include on-chip non-volatile memory for boot code storage?

No, the R9A07G043F04GBG#AC0 does not integrate Flash or ROM for persistent boot code storage. It relies on an immutable on-chip ROM bootloader that executes at power-on reset and loads initial firmware from external sources - including eMMC, serial NOR/NAND flash, or SCIF serial download. The R9A07G043F04GBG#AC0's 2 MB on-chip SRAM is volatile and requires initialization by the bootloader.

Which security standards does the R9A07G043F04GBG#AC0 support out-of-the-box?

The R9A07G043F04GBG#AC0 supports hardware-accelerated AES-256, SHA-256, and RSA-2048 cryptographic operations, along with TrustZone®-enabled secure world isolation and ECDSA signature verification in ROM. It meets foundational requirements for IEC 62443-3-3 SL2 and NIST SP 800-193 (platform firmware resilience), though full certification depends on system-level implementation. The R9A07G043F04GBG#AC0 provides the silicon foundation - not pre-certified firmware - for building compliant systems.

Can the R9A07G043F04GBG#AC0 operate with only 1.8 V I/O supplies, or is 3.3 V required for certain interfaces?

The R9A07G043F04GBG#AC0 supports dual I/O voltage domains: VDD_IO_1P8 (1.8 V) and VDD_IO_3P3 (3.3 V), configured per bank via SYSC registers. Interfaces like eMMC and selected UART/I²C pins require 1.8 V, while RGMII Ethernet PHY signals and SCIF debug port mandate 3.3 V operation. Both supplies must be present and sequenced correctly - the R9A07G043F04GBG#AC0 cannot function with only one I/O rail active.

Is the R9A07G043F04GBG#AC0 pin-compatible with other members of the RZ/Five family?

No, the R9A07G043F04GBG#AC0 is not pin-compatible with other RZ/Five variants such as R9A07G044 (dual-core) or R9A07G053 (higher-speed variant). While sharing the same 428-ball FBGA package outline, ball assignments differ significantly - especially for DDR interface, clock routing, and security-related straps. Migration requires PCB redesign. The R9A07G043F04GBG#AC0's pinout is unique to its specific feature set and memory configuration.

R9A07G043F04GBG#AC0 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Package/Case:: 266-LFBGA

Series:: RZ/G

Packaging:: Tray

Product Status:: Active

Core Processor:: AndesCore™ AX45MP

Number of Cores/Bus Width:: 1 Core, 16-Bit

Speed:: 1GHz

Co-Processors/DSP:: -

RAM Controllers:: DDR3L, DDR4

Graphics Acceleration:: No

Display & Interface Controllers:: -

Ethernet:: GbE (1)

SATA:: -

USB:: USB 2.0 (2)

Voltage - I/O:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Security Features:: AES, ECC, GHASH, RSA, SHA-1, SHA-224, SHA-256, TRNG

Mounting Type:: Surface Mount

Supplier Device Package:: 266-LFBGA (11x11)

Additional Interfaces:: CANbus, eMMC/SD/SDIO, I2C, SPI, UART

R9A07G043F04GBG#AC0 FAQ

1.How can I place an order for R9A07G043F04GBG#AC0 through Aetrix?

Please submit a Request for Quotation (RFQ) for R9A07G043F04GBG#AC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for R9A07G043F04GBG#AC0 reliable?

The price and inventory of R9A07G043F04GBG#AC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R9A07G043F04GBG#AC0 is usually 5 days.

3.What payment methods are accepted for R9A07G043F04GBG#AC0?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R9A07G043F04GBG#AC0 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for R9A07G043F04GBG#AC0?

R9A07G043F04GBG#AC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your R9A07G043F04GBG#AC0 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for R9A07G043F04GBG#AC0?

For technical support, including R9A07G043F04GBG#AC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R9A07G043F04GBG#AC0 requirements.

6.How does Aetrix verify that R9A07G043F04GBG#AC0 is sourced from the original manufacturer or authorized distributors?

All R9A07G043F04GBG#AC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R9A07G043F04GBG#AC0 meets industry standards.

7.What is the process for return or replacement of R9A07G043F04GBG#AC0?

All R9A07G043F04GBG#AC0 units undergo pre-shipment inspection (PSI). If there is an issue with R9A07G043F04GBG#AC0, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The R9A07G043F04GBG#AC0 part is unused and in its original packaging.

Return procedure for R9A07G043F04GBG#AC0:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…