Renesas RAA207705GBM#HC0
- Part No.:
- RAA207705GBM#HC0
- Manufacturer:
- Renesas
- Package:
- 20-WFBGA, CSPBGA
- Datasheet:
-
RAA207705GBM#HC0.pdf
- Description:
- IC REG BUCK ADJ 5A 20CSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,651
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RAA207705GBM from Renesas Electronics is a monolithic synchronous buck regulator with integrated high- and low-side power MOSFETs in a 20-pin CSP package (2.67 mm × 2.37 mm), delivering up to 5 A continuous output current, supporting 0.8 V–5.0 V adjustable output voltage, and operating from 3.0 V–16 V input with constant-on-time control for fast transient response - used in point-of-load regulation for FPGA, ASIC, and SoC core supplies.
For engineers reviewing the RAA207705GBM datasheet, RAA207705GBM pinout, RAA207705GBM application, or RAA207705GBM equivalent, key selection considerations include its 5 A rated output, internal 5 V LDO enabling single-supply operation, programmable soft-start via external capacitor, Power Good indicator with 50 mV hysteresis, and ELL mode for light-load efficiency optimization.
Technical Context
The RAA207705GBM implements a voltage-ripple–based constant-on-time (COT) control architecture, where switching frequency varies inversely with input voltage to maintain near-constant frequency across VIN changes. Its 1-shot timer sets high-side on-time (typ. 210 ns at 12 V/1.2 V), while zero-current detection governs low-side conduction in discontinuous conduction mode.
It integrates an internal 5 V LDO (4.5–5.5 V output, ±5% tolerance) with selectable enable via LDO_EN# pin, supports external 5 V biasing, and features built-in bootstrapping diode, overcurrent protection (trip at 6.4–9.6 A), thermal shutdown (130–150°C trip), and power-good monitoring referenced to 90% of 0.8 V FB threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | Up to 5 A continuous - defines maximum load capability for CPU/FPGA core rails without external MOSFETs. |
| Input Voltage Range | 3.0 V to 16 V - supports wide-input industrial and server intermediate bus voltages. |
| Output Voltage Range | 0.8 V to 5.0 V - programmable via resistor divider on FB pin for precise core voltage scaling. |
| Switching Frequency | Adjustable up to 2 MHz - enables compact magnetics and high-density PCB layout. |
| Constant On-Time | Typ. 210 ns at VIN = 12 V - determines minimum achievable on-pulse and sets CCM frequency baseline. |
| OCP Threshold | 6.4 A (min) to 9.6 A (max) - fixed internal peak-current limit protecting against short-circuit and overload. |
| Thermal Shutdown | 130°C to 150°C trip, 15°C hysteresis - non-latched recovery ensures automatic restart after cooling. |
Pinout & Package
CSP-20 package (2.67 mm × 2.37 mm, 0.4 mm pitch), solder-bump construction, Pb-free/halogen-free. Pin assignment shared across RAA207703/7704/7705GBM family per datasheet Page 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V5_OUT | Controller supply output | 5 V LDO output; powers internal circuitry and may supply external bias if LDO_EN# = L. |
| SGND | Analog ground reference | Must be connected to PGND on PCB; separates analog control loop from high-current power return. |
| FB | Feedback voltage input | Monitors output via resistor divider; comparator threshold = 792–808 mV for 0.8 V nominal reference. |
| LDO_EN# | Internal 5 V LDO enable | Active-low; "L" enables internal LDO, "H" disables it for external 5 V supply use. |
| AVIN | Analog input voltage | Must connect to VIN; supplies bias to internal analog blocks including error amplifier and comparators. |
| BOOT | Bootstrap voltage node | Supplies gate drive for high-side MOSFET; internally clamped by integrated Schottky diode. |
| SET | Constant-on-time programming | Resistor between SW and SET sets on-time pulse width (e.g., 30 kΩ → ~210 ns at 12 V). |
| PGOOD | Power good indicator | Open-drain output pulled low during fault (UVLO/OVP/OCP/TSD); rises after 30% soft-start delay. |
| SS | Soft-start timing | Capacitor from SS to SGND sets ramp time: TSS = CSS × 0.8 V / 2.5 µA. |
| ON/OFF | Operation enable control | Active-high; "H" enables regulation, "L" forces shutdown with <0.6 V disable threshold. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | High- and low-side MOSFETs with low RDS(on) - eliminates external FETs and drivers for 5 A PoL designs. |
| Single-Supply Operation | Internal 5 V LDO with LDO_EN# select - removes need for auxiliary bias rail in most applications. |
| Enhanced Light Load Mode | Diode-emulation + reduced bias current - improves efficiency below 100 mA output without burst-mode noise. |
| Programmable Soft Start | External capacitor on SS pin - prevents inrush current and enables controlled power-up sequencing. |
| Robust Protection Suite | OCP (peak-current), OVP (1.00 V FB threshold), TSD (150°C), UVLO (4.3 V AVIN start) - ensures safe operation under fault. |
Applications
| FPGA Core Supply | ASIC I/O Rail |
|---|---|
Use Scenario: Regulating 1.0 V–1.2 V core voltage for Xilinx Kintex or Intel Stratix FPGA under dynamic load transients up to 3 A/µs. IC Role / Device Role / Timing Role: Primary synchronous buck controller providing tightly regulated, low-noise DC output with fast transient response. Use Value: Constant-on-time architecture delivers sub-10 µs recovery from 50% load steps, minimizing voltage droop and ensuring logic stability. |
Use Scenario: Delivering 3.3 V I/O supply to multi-gigabit SerDes interfaces with tight ripple (<20 mVpp) requirements. IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator with programmable output and Power Good signaling for system sequencing. Use Value: Internal 5 V LDO and PGOOD enable clean startup coordination with host processor and companion PMICs. |
| Server Memory Subsystem | Industrial MCU Power |
Use Scenario: Powering DDR4 memory termination (VTT) or auxiliary rails in 1U rack servers with constrained board area. IC Role / Device Role / Timing Role: Compact, thermally efficient buck converter operating from 12 V intermediate bus. Use Value: 20-pin CSP footprint (2.67 × 2.37 mm) and 39°C/W θj-a allow placement directly beside memory modules without heatsinks. |
Use Scenario: Generating 1.8 V or 3.3 V for ARM Cortex-M7 microcontrollers in factory automation controllers with wide input range. IC Role / Device Role / Timing Role: Single-chip DC-DC solution supporting 3.0–16 V unregulated input and cold-cranking conditions. Use Value: UVLO threshold (4.3 V AVIN start) and ELL mode ensure stable operation down to 3.0 V input with >85% efficiency at 100 mA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | 36 V max input, 0.8 A output, SOIC-8 - lower current, higher VIN rating, no integrated LDO. | Targets industrial sensors and PLC I/O, not high-current digital loads. | Select when input exceeds 16 V or board space allows larger SOIC package and external bias is acceptable. |
| TPS54560QDGQRQ1 | 60 V max input, 5 A output, HTSSOP-16 - automotive-grade, external MOSFETs, no integrated LDO. | Designed for automotive body electronics with AEC-Q100 qualification and wider temp range. | Choose for automotive environments requiring -40°C to +125°C operation and 60 V load-dump immunity. |
Compared with MP2451DT-LF-Z and TPS54560QDGQRQ1, the RAA207705GBM offers superior integration (internal LDO, boot diode, 20-pin CSP), optimized light-load efficiency via ELL mode, and tighter output voltage accuracy (±1% FB reference), making it ideal for space-constrained, high-efficiency digital core supplies.
Availability
RAA207705GBM is available at Aetrix Electronics and suitable for FPGA core supplies, ASIC I/O rails, server memory subsystems, and industrial MCU power applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for RAA207705GBM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power management, and connectivity solutions for automotive, industrial, and datacenter markets.
The RAA20770xGBM product line is designed specifically for high-density, high-efficiency point-of-load regulation in computing and communications infrastructure, emphasizing minimal external components, thermal performance, and seamless integration with complex digital loads.
FAQ
What is the maximum continuous output current supported by the RAA207705GBM?
The RAA207705GBM supports up to 5 A continuous output current under recommended operating conditions (Ta ≤ 85°C, proper PCB thermal design). This rating is validated per datasheet Page 5 and distinguishes it from the 10 A RAA207704GBM and 15 A RAA207703GBM variants in the same family. The RAA207705GBM achieves this with optimized MOSFET RDS(on) and thermal resistance (θj-a = 39°C/W).
Does the RAA207705GBM require an external bootstrap diode?
No, the RAA207705GBM integrates a bootstrap diode internally, eliminating the need for an external component. This is explicitly stated in the Features section (Page 1) and confirmed in the Absolute Maximum Ratings table (Page 5), where BOOT pin voltage limits assume internal clamping. The integrated diode reduces BOM count and improves reliability in high-frequency operation.
How is the switching frequency set on the RAA207705GBM?
The RAA207705GBM uses constant-on-time (COT) control, so switching frequency is determined by input voltage, output voltage, and the external resistor on the SET pin. As shown on Page 10, fSW ≈ (VOUT/VIN) × (1/tON), where tON = (50 pF × 1 V / (VIN – 2.0 V)) × RSET + 60 ns. For example, with RSET = 30 kΩ and VIN = 12 V, tON ≈ 210 ns, yielding ~500 kHz at VOUT = 1.2 V.
Can the RAA207705GBM operate without its internal 5 V LDO?
Yes - the RAA207705GBM supports external 5 V biasing via the V5_OUT pin when LDO_EN# is driven high. Per Page 14's truth table and Figure on Page 14, "H" on LDO_EN# disables the internal LDO, allowing V5_OUT to be supplied externally. This configuration is required when using the device with a pre-regulated 5 V rail or in multi-rail systems where centralized bias is preferred.
What protection features are built into the RAA207705GBM?
The RAA207705GBM includes overcurrent protection (OCP) with 6.4–9.6 A trip threshold, overvoltage protection (OVP) triggered at 1.00 V on FB, thermal shutdown (TSD) at 130–150°C, undervoltage lockout (UVLO) with 4.3 V AVIN start threshold, and Power Good (PGOOD) monitoring with 50 mV hysteresis. All are detailed in Sections 4–6 of the datasheet and operate autonomously without external circuitry.
RAA207705GBM#HC0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-WFBGA, CSPBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 5A
- Frequency - Switching:
- Up to 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-CSP (2.67x2.37)
RAA207705GBM#HC0 FAQ
1.How can I place an order for RAA207705GBM#HC0 through Aetrix?
Please submit a Request for Quotation (RFQ) for RAA207705GBM#HC0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RAA207705GBM#HC0 reliable?
The price and inventory of RAA207705GBM#HC0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RAA207705GBM#HC0 is usually 5 days.
3.What payment methods are accepted for RAA207705GBM#HC0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RAA207705GBM#HC0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RAA207705GBM#HC0?
RAA207705GBM#HC0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RAA207705GBM#HC0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RAA207705GBM#HC0?
For technical support, including RAA207705GBM#HC0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RAA207705GBM#HC0 requirements.
6.How does Aetrix verify that RAA207705GBM#HC0 is sourced from the original manufacturer or authorized distributors?
All RAA207705GBM#HC0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RAA207705GBM#HC0 meets industry standards.
7.What is the process for return or replacement of RAA207705GBM#HC0?
All RAA207705GBM#HC0 units undergo pre-shipment inspection (PSI). If there is an issue with RAA207705GBM#HC0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RAA207705GBM#HC0 part is unused and in its original packaging.
Return procedure for RAA207705GBM#HC0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RAA207705GBM#HC0 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
