Renesas RAA230214GSB#HA0
- Part No.:
- RAA230214GSB#HA0
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
RAA230214GSB#HA0.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RAA230214GSB#HA0 from Renesas is a monolithic 5.5V-input, 3A synchronous step-down DC/DC converter with integrated 500mA LDO, preset to 3.3V outputs on both channels, fixed 1 MHz switching frequency, and ultra-low-power mode consuming 25 µA typical. It delivers regulated power to MCU, FPGA, and ASIC core/logic rails in industrial and smart meter applications.
For engineers reviewing the RAA230214GSB#HA0 datasheet, RAA230214GSB#HA0 pinout, RAA230214GSB#HA0 application, or RAA230214GSB#HA0 equivalent, key selection considerations include dual-rail sequencing control, 100% duty-cycle operation for low dropout, internal soft-start (2 ms), power-good signaling, and thermal/short-circuit latch protection.
Technical Context
The RAA230214GSB#HA0 integrates two independent regulation paths: a current-mode synchronous buck converter (ch1) with integrated high- and low-side MOSFETs (Ron-p1/Ron-n1 ≤ 0.3 Ω each), and a foldback-current-limited LDO (ch2) supporting 500 mA output. Both channels share a common analog supply (AVDD) and ground (AGND), with independent enable pins (SHDNB1/SHDNB2) enabling three programmable startup sequences.
Its protection architecture includes timer-latch short-circuit protection (10 ms delay) on ch1, thermal shutdown (>150°C), auto-recovery UVLO (2.9 V start / 2.8 V stop), and discharge circuits on both outputs. The DSTB pin selects between normal mode (both channels active) and ultra-low-power mode (ch1 disabled, ch2 active at 25 µA IQ).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 3.0 V to 5.5 V - supports single-supply operation from standard 3.3 V or 5 V rails |
| ch1 output voltage | 3.3 V (fixed) - preset internally; no external resistors required for nominal operation |
| ch2 output voltage | 3.3 V (fixed) - LDO output with ±1% accuracy at 10 mA load |
| ch1 max output current | 3 A - sustained delivery with internal MOSFETs and thermal derating up to +85°C ambient |
| ch2 max output current | 500 mA - foldback-limited LDO with 0.5 V dropout at 20 mA |
| Switching frequency | 1 MHz (fixed) - enables compact external components (e.g., 2.2 µH inductor, 22 µF output cap) |
| Ultra-low-power mode IQ | 25 µA typical - ch1 disabled, ch2 active; enables battery-backed standby in smart meters |
Pinout & Package
RAA230214GSB#HA0 is housed in a thermally enhanced 20-pin HTSSOP package with exposed pad for PCB heat dissipation. Pin functions are validated per Renesas R18DS0013EJ0102 Rev.1.02 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (TEST1) | Test | Connect to AGND; unused for production |
| 2 (II1) | Error amplifier input | Inverting input for ch1 feedback; sets output voltage via internal 0.8 V reference |
| 3–4 (PGND11, PGND12) | Power ground | Dedicated high-current return path for ch1 power stage; must be low-inductance connection |
| 5–6 (LOUT11, LOUT12) | Inductor interface | Parallel connections for ch1 inductor; handle peak currents up to 3.5 A |
| 7–8 (VPIN11, VPIN12) | Power input | Parallel high-current inputs for ch1; accept 3.0–5.5 V with ≤3.5 A sink capability |
| 9 (VPIN2) | Power input | Ch2 LDO input; rated for 500 mA DC sink |
| 10 (OUT2) | Output | Ch2 regulated 3.3 V output; includes internal discharge circuit |
| 11 (II2) | Error amplifier input | Inverting input for ch2 feedback; referenced to internal 0.8 V threshold |
| 12 (PG) | Open-drain status | Power-good signal; pulls low when both outputs fall below 90% of setpoint |
| 13 (AVDD) | Analog supply | Main analog rail (3.0–5.5 V); powers internal regulators, oscillators, and comparators |
| 14 (AGND) | Analog ground | Reference for analog blocks; separate from PGND to minimize noise coupling |
| 15–17 (TEST2, VREG, TEST3) | Test / supply | VREG = 2.4 V internal supply (1 µF bypass required); TEST2 connects to VREG, TEST3 open |
| 18 (DSTB) | Mode control | High = ultra-low-power mode (ch1 off, ch2 on); low = normal operation |
| 19 (SHDNB2) | Enable control | Active-low enable for ch2; controls startup/shutdown sequence with SHDNB1 |
| 20 (SHDNB1) | Enable control | Active-low enable for ch1; determines sequencing order (ch1→ch2, ch2→ch1, or simultaneous) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual-regulator architecture | Single-chip solution replaces discrete buck + LDO, reducing BOM count and layout area by >40% |
| Dual-channel sequencing control | Three programmable startup orders (ch1→ch2, ch2→ch1, simultaneous) via SHDNB1/SHDNB2 logic |
| Digital soft-start | Fixed 2 ms ramp time eliminates inrush current and output overshoot without external components |
| Internal discharge circuits | Active pull-down on LOUT1 and OUT2 during shutdown ensures rapid output discharge (<10 ms) |
| Thermal and fault protection | Timer-latch thermal shutdown (>150°C) and short-circuit protection (10 ms delay) prevent damage during overload |
Applications
| Industrial PLC I/O Module | Smart Electricity Meter |
|---|---|
Use Scenario: Powering isolated digital I/O drivers and communication interfaces (RS-485, CAN) in harsh factory environments. IC Role / Device Role / Timing Role: RAA230214GSB#HA0 supplies 3.3 V to microcontroller peripherals and 3.3 V to isolated transceivers, with sequenced startup ensuring clean reset timing. Use Value: Internal discharge prevents bus contention during power cycling; 150°C thermal shutdown protects against enclosure overheating. | Use Scenario: Providing stable, low-noise bias for metrology ADCs and real-time clock backup in utility-grade meters. IC Role / Device Role / Timing Role: RAA230214GSB#HA0 delivers 3.3 V to precision analog front-end and 3.3 V to RTC/LCD controller, with ultra-low-power mode extending battery life during mains outage. Use Value: 25 µA ultra-low-power mode enables >5-year CR2032 backup; ±1% LDO accuracy maintains ADC reference stability. |
| Communications Baseband Unit | FPGA Development Platform |
Use Scenario: Generating core and auxiliary rails for multi-core baseband processors in small-cell radio units. IC Role / Device Role / Timing Role: RAA230214GSB#HA0 powers processor core (3.3 V ch1) and memory interface (3.3 V ch2), with simultaneous startup meeting tight power-on-reset timing. Use Value: 100% duty-cycle operation sustains output under brownout; PG signal synchronizes FPGA configuration loading. | Use Scenario: Supplying configurable logic and transceiver banks on prototyping boards for Xilinx/Intel FPGAs. IC Role / Device Role / Timing Role: RAA230214GSB#HA0 provides 3.3 V to FPGA I/O banks and 3.3 V to configuration flash, with independent enables allowing staged power-up. Use Value: Internal phase compensator eliminates need for external compensation; 20-pin HTSSOP fits dense routing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RGZR | Triple-output (2 buck + 1 LDO); 3.3 V/1.8 V/1.2 V; 2.25–6.5 V input; no ultra-low-power mode | Supports multi-rail SoC power but lacks 25 µA standby; requires external sequencing logic | Choose for designs needing >2 regulated rails; avoid if ultra-low-power metering is required |
| MAX20006ATPA/VY+ | Dual buck (3.3 V/1.8 V); 3–36 V input; AEC-Q100 qualified; no integrated LDO | Automotive-qualified with higher VIN range; requires external LDO for 3.3 V analog rail | Choose for automotive infotainment; not suitable for cost-sensitive industrial meters |
Compared with TPS65023RGZR and MAX20006ATPA/VY+, the RAA230214GSB#HA0 uniquely combines fixed 3.3 V/3.3 V dual output, 25 µA ultra-low-power mode, and internal sequencing-making it optimal for space-constrained, battery-backed industrial and metering systems where rail count and standby current are critical.
Availability
RAA230214GSB#HA0 is available at Aetrix Electronics and suitable for industrial PLC modules, smart electricity meters, communications baseband units, and FPGA development platforms requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for RAA230214GSB#HA0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power management, and embedded solutions for industrial, automotive, and infrastructure markets.
The RAA23021x product line delivers highly integrated, low-quiescent-power dual-output regulators targeting space- and power-constrained applications such as smart meters, PLCs, and edge IoT nodes.
FAQ
What output voltages does the RAA230214GSB#HA0 provide?
The RAA230214GSB#HA0 provides fixed 3.3 V output on both channels: ch1 is a synchronous step-down DC/DC converter capable of 3 A, and ch2 is a 500 mA LDO. These preset values eliminate the need for external feedback resistors in standard configurations, simplifying design and improving accuracy to ±2.5% (ch1) and ±1% (ch2).
How does the RAA230214GSB#HA0 manage power sequencing between its two channels?
The RAA230214GSB#HA0 supports three sequencing modes via SHDNB1 and SHDNB2 logic levels: ch1 before ch2, ch2 before ch1, or simultaneous startup. Each mode uses an internal 2 ms digital soft-start timer per channel, and the power-good (PG) signal asserts only after both outputs reach 90% of their nominal voltage-ensuring reliable system-level reset coordination in the RAA230214GSB#HA0.
What is the purpose and behavior of the DSTB pin on the RAA230214GSB#HA0?
The DSTB pin on the RAA230214GSB#HA0 selects operating mode: logic low enables normal operation (both ch1 and ch2 active), while logic high activates ultra-low-power mode (ch1 disabled, ch2 active at 25 µA typical quiescent current). In this mode, ch2 continues delivering 3.3 V to critical circuits like RTC or sensors, making the RAA230214GSB#HA0 ideal for battery-backed metering applications.
Does the RAA230214GSB#HA0 include protection features, and how do they operate?
Yes, the RAA230214GSB#HA0 includes timer-latch short-circuit protection (10 ms delay) on ch1, thermal shutdown (>150°C), auto-recovery UVLO (2.9 V start), and foldback overcurrent protection on ch2. All protections remain active in normal mode but are disabled in ultra-low-power mode. Fault recovery requires toggling SHDNB pins or cycling AVDD-ensuring robust operation in the RAA230214GSB#HA0 without external supervision.
What package type and thermal characteristics apply to the RAA230214GSB#HA0?
The RAA230214GSB#HA0 uses a 20-pin HTSSOP package with exposed thermal pad, rated for –40°C to +85°C ambient operation and junction temperatures up to +125°C continuous. Its thermal resistance (θJA) is optimized for 4-layer PCBs with 50% copper coverage; derating begins at +25°C (34 mW/°C), enabling 3 A ch1 output at full load within industrial temperature limits for the RAA230214GSB#HA0.
RAA230214GSB#HA0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 1MHz
- Voltage/Current - Output 1:
- 3.3V, 3A
- Voltage/Current - Output 2:
- 3.3V, 500mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
RAA230214GSB#HA0 FAQ
1.How can I place an order for RAA230214GSB#HA0 through Aetrix?
Please submit a Request for Quotation (RFQ) for RAA230214GSB#HA0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RAA230214GSB#HA0 reliable?
The price and inventory of RAA230214GSB#HA0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RAA230214GSB#HA0 is usually 5 days.
3.What payment methods are accepted for RAA230214GSB#HA0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RAA230214GSB#HA0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RAA230214GSB#HA0?
RAA230214GSB#HA0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RAA230214GSB#HA0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RAA230214GSB#HA0?
For technical support, including RAA230214GSB#HA0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RAA230214GSB#HA0 requirements.
6.How does Aetrix verify that RAA230214GSB#HA0 is sourced from the original manufacturer or authorized distributors?
All RAA230214GSB#HA0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RAA230214GSB#HA0 meets industry standards.
7.What is the process for return or replacement of RAA230214GSB#HA0?
All RAA230214GSB#HA0 units undergo pre-shipment inspection (PSI). If there is an issue with RAA230214GSB#HA0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RAA230214GSB#HA0 part is unused and in its original packaging.
Return procedure for RAA230214GSB#HA0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RAA230214GSB#HA0 Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

