My Inquiry
My Account
STMicroelectronics RH-AD128K1
- Part No.:
- RH-AD128K1
- Manufacturer:
- STMicroelectronics
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-CFlatPack
- Datasheet:
-
RH-AD128K1.pdf
- Description:
- RAD-HARD 8-CHANNEL 12-BIT A/D CO
- Quantity:
- Payment:
- Shipping:
Inventory:3,141
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RH-AD128K1 from STMicroelectronics is a rad-hard, 12-bit, 8-channel successive-approximation ADC designed for space telemetry and housekeeping systems. It supports 50 ksps to 1 Msps conversion rates, operates from −55 °C to +125 °C, features 8 single-ended or 4 differential inputs via register programming, and delivers 72 dB SINAD at 40.2 kHz with 11.4-bit ENOB under 3.3 V supply.
For engineers reviewing the RH-AD128K1 datasheet, RH-AD128K1 pinout, RH-AD128K1 application, or RH-AD128K1 equivalent, this page provides verified radiation-hardened ADC specifications, SPI-compatible serial timing, TID tolerance up to 300 krad(Si), SEL immunity at 125 MeV·cm²/mg, and full temperature-range electrical performance - critical for satellite power monitoring, sensor data acquisition, and fault-tolerant avionics design.
Technical Context
The RHFAD128 implements a successive-approximation register (SAR) architecture with internal track-and-hold, enabling precise sampling of analog signals across eight programmable input configurations. Its dual-supply design separates AVCC (2.7–3.6 V) and DVCC (AVCC ±0.15 V), with independent AGND/DGND grounds and grounded metallic lid tied to both.
Control logic accepts SPI-compatible serial commands to configure input mode (single-ended or differential), channel selection (ADD2–ADD0 bits), and power-down state. Conversion timing is fully synchronous to SCLK (0.1–16 MHz), with fixed 13-cycle hold time and 3-cycle acquisition, yielding 16-cycle throughput at maximum rate.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonicity and deterministic code transitions across full temperature range. |
| Conversion Rate | 50 ksps to 1 Msps - enables flexible sampling for telemetry burst modes and continuous housekeeping monitoring. |
| SINAD | 68–72 dB (typ. 72 dB @ 40.2 kHz) - defines usable dynamic range for precision sensor digitization in low-SNR environments. |
| Total Supply Current | 1.65 mA typ. @ 3.6 V / 1 Msps - enables low-power operation in constrained satellite bus budgets. |
| Radiation Tolerance | 300 krad(Si) TID, SEL immune up to 125 MeV·cm²/mg - qualified per MIL-STD-883 TM 1019 for LEO/MEO missions. |
| Input Configuration | 8 single-ended or 4 differential channels - selectable via control register, supporting both voltage-sense and bridge transducer interfaces. |
| Operating Temperature | −55 °C to +125 °C ambient - validated for extended thermal cycling in unheated spacecraft compartments. |
Pinout & Package
Hermetic ceramic Flat-16 package with grounded metallic lid electrically connected to AGND and DGND. Dimensions: 10.13 mm × 7.06 mm × 2.72 mm (max), 16 leads on 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN7 | Analog input channels | Configurable as 8 single-ended or 4 differential pairs (IN0–IN1, IN2–IN3, etc.) via ADD bits. |
| AGND / DGND | Analog/digital ground | Separate ground pins minimize digital switching noise coupling into analog path; lid bonded to both. |
| AVCC / DVCC | Analog/digital supply | Independent 2.7–3.6 V supplies allow optimized noise isolation; DVCC must track AVCC within ±0.15 V. |
| /CS | Chip select | Active-low enable for SPI interface; controls DOUT tri-state and initiates conversion on falling edge. |
| SCLK | Serial clock | Asynchronous master clock (0.1–16 MHz); defines all timing windows including tCONVERT (13 cycles) and tACQ (3 cycles). |
| DIN | Serial data input | Accepts 8-bit control register writes for channel and mode configuration; setup/hold times: 10 ns each. |
| DOUT | Serial data output | 12-bit straight binary output; enabled 30 ns after /CS falling edge, accessible 27 ns after SCLK falling edge. |
Key Features
| Feature | Design Value |
|---|---|
| Rad-hard QML-V qualification | Fully compliant with MIL-PRF-38535 Class V and MIL-STD-883 TM 1019 for flight-critical systems. |
| Programmable input topology | Single register write selects between 8 single-ended or 4 differential inputs - eliminates external MUX hardware. |
| Low-power shutdown mode | Reduces current to 2–10 µA - preserves battery life during orbital eclipse or non-acquisition periods. |
| True-differential input range | ±AVCC with VICM = AVCC/2 - supports high-precision bridge and current-sense amplifier outputs without level-shifting. |
| Robust SPI timing margins | 10 ns setup/hold on DIN and /CS, 7 ns DOUT hold - ensures reliable communication with FPGA or microcontroller peripherals. |
Applications
| Telemetry Data Acquisition | Satellite Housekeeping Monitoring |
|---|---|
|
Use Scenario: Digitizing voltage, current, and temperature sensor outputs from solar array regulators, battery management units, and thermal control loops. IC Role / Device Role / Timing Role: Primary ADC for periodic health telemetry bursts at 100 ksps, synchronized to onboard timekeeper. Use Value: 11.4-bit ENOB and 84 dB channel isolation ensure accurate correlation between power rail stability and thermal drift over mission lifetime. |
Use Scenario: Continuous monitoring of bus voltage, panel current, and component junction temperatures across multiple subsystems. IC Role / Device Role / Timing Role: Multiplexed analog front-end feeding FPGA-based health monitor; configured for 4 differential inputs to reject common-mode noise. Use Value: Differential mode with ±3.3 V swing and <0.9 LSB DNL enables sub-0.1% measurement accuracy despite EMI from reaction wheels and RF transmitters. |
| Avionics Fault Detection | Radiation Environment Characterization |
|
Use Scenario: Real-time comparison of redundant sensor pairs (e.g., dual pressure transducers) to trigger autonomous fault isolation. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling via differential mode; conversion triggered by watchdog timer interrupt. Use Value: Matched FSEM (±2 LSB) and OEM (±0.1 LSB) guarantee <0.02% inter-channel gain/offset deviation - essential for voting logic integrity. |
Use Scenario: Onboard dosimetry using calibrated PIN diodes and scintillation detectors exposed to trapped radiation belts. IC Role / Device Role / Timing Role: High-fidelity digitizer for pulse-height analysis; operated at 1 Msps with 50 pF load to preserve rise-time fidelity. Use Value: 6.8 MHz FPBW and 75 dB SFDR resolve low-amplitude spectral peaks from single-event effects without aliasing or harmonic distortion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar radiation-tolerant ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1282-SP (TI) | 24-bit delta-sigma, 4 kSPS max, integrated PGA and reference; higher resolution but 4× slower throughput. | Better suited for ultra-low-frequency geophysical sensing; lacks differential MUX flexibility and 1 Msps capability. | Select when resolution >20 bits and DC stability outweigh speed requirements. |
| AD7960S (Analog Devices) | 18-bit SAR, 5 MSPS, commercial rad-tolerant (not QML-V); no SEL immunity or TID certification beyond 100 krad. | Valid for high-altitude UAVs or short-duration missions; requires additional radiation assurance testing for LEO flight. | Select only for non-flight prototypes where cost and speed dominate qualification burden. |
Compared with ADS1282-SP and AD7960S, RH-AD128K1 uniquely balances 12-bit precision, 1 Msps throughput, full QML-V qualification, and programmable 8:1/4:1 MUX - making it the only drop-in solution for legacy MIL-STD-1553 telemetry interfaces requiring radiation-hardened, SPI-compatible ADCs with minimal board footprint.
Availability
RH-AD128K1 is available at Aetrix Electronics and suitable for satellite telemetry systems, avionics health monitoring, and radiation environment characterization requiring stable component supply across extended production lifecycles and obsolescence-sensitive programs.
Supply support for RH-AD128K1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, with core expertise in automotive, industrial, and aerospace-grade analog and mixed-signal ICs.
RH-AD128K1 belongs to ST's RHF (Radiation-Hardened Front-end) product line, engineered specifically for space-grade signal conditioning in harsh radiation environments - emphasizing TID resilience, SEL immunity, and extended temperature reliability.
FAQ
What is the maximum SCLK frequency supported by RH-AD128K1?
The device supports SCLK frequencies from 0.1 MHz to 16 MHz, with guaranteed AC performance (including 72 dB SINAD and <0.9 LSB DNL) across the full range. At 16 MHz, conversion completes in 13 SCLK cycles (812.5 ns), enabling 1 Msps throughput with minimal latency.
Does RH-AD128K1 require external reference voltage?
No. RH-AD128K1 uses an internal reference derived from AVCC; its full-scale range is 0 V to AVCC in single-ended mode and ±AVCC in differential mode with VICM = AVCC/2. No external reference components are needed, reducing BOM count and layout complexity.
How is radiation hardness verified for this part?
RH-AD128K1 is QML-V qualified per MIL-PRF-38535, with total ionizing dose (TID) testing up to 300 krad(Si) at 50–300 rad/s and heavy-ion testing confirming SEL immunity up to 125 MeV·cm²/mg. Test reports and certificates of conformance are supplied with every QML-V shipment.
Can RH-AD128K1 interface directly with a 1.8 V FPGA I/O bank?
No. Digital I/O levels are AVCC-referenced: VIH = 2.1 V min, VIL = 0.8 V max at AVCC = 3.3 V. Direct connection to 1.8 V logic requires level translation; however, the /CS and SCLK inputs tolerate 0–AVCC, so FPGA outputs must be 3.3 V tolerant or buffered.
RH-AD128K1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-CFlatPack
- Packaging:
- Strip
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 4, 8
- Input Type:
- Differential, Single Ended
- Data Interface:
- Serial, SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- -
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -55°C ~ 125°C
- Supplier Device Package:
- 16-CFlatpack
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
RH-AD128K1 FAQ
1.How can I place an order for RH-AD128K1 through Aetrix?
Please submit a Request for Quotation (RFQ) for RH-AD128K1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RH-AD128K1 reliable?
The price and inventory of RH-AD128K1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RH-AD128K1 is usually 5 days.
3.What payment methods are accepted for RH-AD128K1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RH-AD128K1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RH-AD128K1?
RH-AD128K1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RH-AD128K1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RH-AD128K1?
For technical support, including RH-AD128K1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RH-AD128K1 requirements.
6.How does Aetrix verify that RH-AD128K1 is sourced from the original manufacturer or authorized distributors?
All RH-AD128K1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RH-AD128K1 meets industry standards.
7.What is the process for return or replacement of RH-AD128K1?
All RH-AD128K1 units undergo pre-shipment inspection (PSI). If there is an issue with RH-AD128K1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RH-AD128K1 part is unused and in its original packaging.
Return procedure for RH-AD128K1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RH-AD128K1 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
