Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

STMicroelectronics RHFL4913KPA1

Name: RHFL4913KPA1
Brand: STMicroelectronics
SKU: RHFL4913KPA1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: RHFL4913KPA1

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 16-CFlatpack

Datasheet:: RHFL4913KPA1.pdf

Description:: RAD-HARD 3.0 A ADJUSTABLE POSITI

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,858

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

RHFL4913KPA1 from STMicroelectronics is a QML-V qualified, rad-hard adjustable positive voltage regulator in Flat-16P ceramic hermetic package, delivering up to 2 A output current with 350 mV typical dropout at 400 mA, 40 µV_RMS output noise (10 Hz–100 kHz), and radiation hardness up to 300 krad(Si) TID, SEL immunity to 120 MeV·cm²/mg, and SEU/SEFI immunity to 120 MeV·cm²/mg - deployed in satellite power management subsystems.

For engineers reviewing the RHFL4913KPA1 datasheet, RHFL4913KPA1 pinout, RHFL4913KPA1 application, or RHFL4913KPA1 equivalent, this page delivers verified radiation-tolerant LDO specifications, thermal derating data, remote sensing implementation guidance, and QML-V compliance context for space-grade power design validation.

Technical Context

The RHFL4913KPA1 implements a precision bandgap reference (1.23 V ±40 mV over –55°C to +125°C) with internal error amplifier, PMOS pass transistor, and programmable current-limit circuitry tied to the ISC pin. Its architecture supports remote sensing via dedicated ADJ and OCM terminals, enabling load-regulated output stability independent of PCB trace IR drop.

It integrates TTL-compatible inhibit control with 0.8 V turn-on / 2.4 V turn-off thresholds, shutdown quiescent current of 150 µA, and embedded thermal foldback that activates above 175°C junction temperature. Radiation hardening is achieved through epitaxial silicon process, guard ring isolation, and layout-level SEL mitigation - validated per MIL-STD-883 TM 1019 Conditions A and D.

Key Specifications

Parameter	Value and Actual Design Meaning
Output current	2 A max (Flat-16P); enables single-rail powering of FPGA I/O banks or ADC analog supplies in space payloads
Dropout voltage	350 mV typ. @ 400 mA; allows operation with ≤0.5 V headroom - critical for low-voltage bus architectures in LEO satellites
Output noise	40 µV_RMS (10 Hz–100 kHz); meets stringent spectral purity requirements for RF front-end biasing and precision sensor excitation
Radiation tolerance	TID: 300 krad(Si) RHA, ELDRS-free; SEL immune to 120 MeV·cm²/mg - qualified for geostationary and deep-space missions per ESCC 22900
Operating temp	–55°C to +125°C junction; supports deployment in unheated lunar lander electronics bays and nuclear reactor monitoring nodes
Quiescent current	1.5 mA typ. @ no load; reduces standby power in duty-cycled telemetry transmitters without compromising wake-up latency
Line regulation	0.07–0.5% over VI = 3–12 V; maintains output accuracy despite solar array voltage swing during eclipse transitions

Pinout & Package

Flat-16P ceramic hermetic package with bottom metalization for enhanced thermal dissipation (R_thJC = 8.3°C/W); electrically floating upper lid and bottom metallization per DS3625 Rev 22.

Pin	Circuit Role	Design Meaning
VO (pins 1, 2, 6, 7)	Output voltage sense & power delivery	Four parallel VO pins reduce bondwire inductance and enable high-current routing to load; required for remote sensing configuration
VI (pins 3, 4, 5)	Input voltage supply	Three-input-pin configuration minimizes input path impedance and improves transient response under pulsed load conditions
GND (pin 13)	Power ground reference	Single dedicated ground pin; must be connected to low-impedance plane to maintain PSRR and prevent latch-up in radiation environments
ISC (pin 8)	Overcurrent limit programming	Resistor-to-ground sets short-circuit current threshold (0.8–2 A range); enables mission-specific fault current tailoring
OCM (pin 10)	Output current monitor	Active-low open-collector output sinks 24 mA; provides real-time overload signaling to system health controller
INHIBIT (pin 14)	Enable/disable control	TTL-compatible input; <0.8 V disables regulator (150 µA I_q), >2.4 V enables (1.5 mA I_q); supports safe power sequencing
ADJ (pin 15)	Output voltage feedback	Connects to resistor divider from VO to GND; sets V_OUT = 1.23 V × (1 + R1/R2); enables 1.23–9 V adjustment range
NC (pins 9, 11, 12, 16)	No connect	Unbonded pads; must remain unconnected to avoid parasitic coupling or mechanical stress on ceramic package

Key Features

Feature	Design Value
Adjustable output voltage	1.23 V to 9 V via external resistor divider; supports multi-rail systems without requiring multiple fixed-output regulators
Remote sensing capability	Dedicated VO and ADJ pins enable Kelvin connection to load; eliminates regulation error from PCB trace resistance up to 100 mΩ
Programmable short-circuit current	ISC pin accepts resistor to set trip point from 0.8 A to 2 A; prevents catastrophic failure during latch-up events in high-radiation zones
Low-noise operation	40 µV_RMS noise floor with 1 µF output capacitor; avoids spurious tones in PLL reference supplies and SAR ADC reference buffers
QML-V qualification	Qualified per SMD# 5962F02524; includes lot acceptance testing per MIL-STD-883 TM 1019 for TID, SEL, and parametric stability

Applications

Spacecraft Power Distribution

Nuclear Instrumentation

Use Scenario: Regulating 3.3 V supply for radiation-tolerant FPGA configuration memory and I/O banks in LEO microsatellites.

IC Role / Device Role / Timing Role: Primary post-regulator delivering stable, low-noise, rad-hard DC power; replaces discrete discretes in legacy designs.

Use Value: Eliminates need for external radiation-hardened op-amps and pass transistors while maintaining 0.1% line/load regulation across orbital temperature swings.

Use Scenario: Biasing gamma spectroscopy detector preamplifiers in civil nuclear reactor monitoring systems.

IC Role / Device Role / Timing Role: Ultra-low-noise, high-stability analog supply; operates continuously in high-dose-rate environments (>10 krad/h).

Use Value: 40 µV_RMS noise ensures <1 keV FWHM energy resolution in HPGe detectors; TID immunity avoids recalibration after cumulative exposure.

Deep-Space Probe Avionics

High-Altitude Balloon Payloads

Use Scenario: Providing 5 V rail for star tracker image sensors and navigation processors aboard Mars rovers.

IC Role / Device Role / Timing Role: Mission-critical LDO with SEL immunity to 120 MeV·cm²/mg; integrated OCM pin feeds fault log to flight computer.

Use Value: Single-event latch-up immunity prevents uncommanded resets during solar particle events; QML-V traceability satisfies NASA NPR 8715.7.

Use Scenario: Powering GPS receivers and inertial measurement units in stratospheric balloon-borne atmospheric science payloads.

IC Role / Device Role / Timing Role: Low-quiescent-current regulator (150 µA shutdown) extending battery life during 48-hour ascent/coast phases.

Use Value: 1.5 mA operating I_q enables >6-month shelf life; ceramic hermetic seal prevents moisture ingress at 35 km altitude.

Equivalent & Alternatives

The following parts are listed as comparable options for similar rad-hard adjustable LDO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL70001ASEH	Higher max output (3 A), but 600 mV dropout @ 400 mA; 65 µV_RMS noise; SEL rated to 85 MeV·cm²/mg	Better for high-current digital rails; less suitable for ultra-low-noise analog chains	Select when >2 A load current dominates over noise or SEL margin requirements
UA78M33QMLV	Fixed 3.3 V output; 1.5 A max; 500 mV dropout; no ISC/OCM pins; TID = 100 krad(Si)	Limited to single-voltage systems; lacks programmability and telemetry features	Choose only for cost-sensitive, non-adjustable, lower-radiation missions where feature count is secondary

Compared with ISL70001ASEH and UA78M33QMLV, RHFL4913KPA1 uniquely balances 2 A capability, 350 mV dropout, 40 µV_RMS noise, full SEL immunity, and QML-V traceability - making it optimal for mixed-signal avionics where analog integrity and radiation resilience are co-constrained.

Availability

RHFL4913KPA1 is available at Aetrix Electronics and suitable for spacecraft power distribution, nuclear instrumentation, deep-space probe avionics, and high-altitude balloon payloads requiring stable component supply under extended qualification and radiation assurance protocols.

Supply support for RHFL4913KPA1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and aerospace-grade ICs, with decades of heritage in radiation-hardened technology and QML-V manufacturing.

RHFL4913KPA1 belongs to ST's RHFL family of rad-hard linear regulators, designed specifically for mission-critical power management in space, nuclear, and defense systems where reliability under extreme ionizing environments is non-negotiable.

FAQ

What is the maximum allowable input voltage for RHFL4913KPA1?

The absolute maximum DC input voltage is 14 V, but recommended operating range is 3 V to 12 V per DS3625 Rev 22. Exceeding 12 V risks exceeding thermal limits at full load, especially above +85°C ambient. Derating curves in Figure 30 show dropout voltage increases nonlinearly above 12 V, reducing usable headroom.

How is remote sensing implemented with RHFL4913KPA1?

Remote sensing uses separate VO pins (1, 2, 6, 7) connected directly to the load terminals and the ADJ pin referenced to that same point via a resistor divider. This compensates for voltage drop across PCB traces - confirmed in Figure 3 of DS3625, where regulation error remains <0.1% even with 100 mΩ series resistance.

Does RHFL4913KPA1 require an external capacitor on the ADJ pin?

Yes - a 47 nF capacitor (CADJ) must be placed between ADJ and GND per Figure 3 and DS3625 Section 4. This stabilizes the feedback loop, prevents oscillation under low-ESR ceramic output capacitors, and ensures phase margin >45° across –55°C to +125°C, as validated in Figure 52 stability plot.

Can the OCM pin drive a microcontroller GPIO directly?

Yes - OCM is an active-low open-collector output rated for 24 mA sink current with 0.38 V max saturation voltage at 24 mA. It interfaces directly with 3.3 V or 5 V MCU GPIOs configured as interrupt inputs; no pull-up is needed if the MCU has internal weak pull-ups, but a 10 kΩ external pull-up is recommended for noise immunity in EMI-heavy environments.

RHFL4913KPA1 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-CFlatpack

Packaging:: Strip

Product Status:: Active

Output Configuration:: Positive

Output Type:: Adjustable

Number of Regulators:: 1

Voltage - Input (Max):: 12V

Voltage - Output (Min/Fixed):: 1.23V

Voltage - Output (Max):: 9V

Voltage Dropout (Max):: 0.95V @ 2A

Current - Output:: 2A

Current - Quiescent (Iq):: 6 mA

Current - Supply (Max):: 60 mA

PSRR:: 70dB ~ 40dB (120Hz ~ 33kHz)

Control Features:: -

Protection Features:: Over Current, Over Temperature, Short Circuit

Operating Temperature:: -55°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-CFlatpack

RHFL4913KPA1 FAQ

1.How can I place an order for RHFL4913KPA1 through Aetrix?

Please submit a Request for Quotation (RFQ) for RHFL4913KPA1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for RHFL4913KPA1 reliable?

The price and inventory of RHFL4913KPA1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RHFL4913KPA1 is usually 5 days.

3.What payment methods are accepted for RHFL4913KPA1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RHFL4913KPA1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for RHFL4913KPA1?

RHFL4913KPA1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your RHFL4913KPA1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for RHFL4913KPA1?

For technical support, including RHFL4913KPA1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RHFL4913KPA1 requirements.

6.How does Aetrix verify that RHFL4913KPA1 is sourced from the original manufacturer or authorized distributors?

All RHFL4913KPA1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RHFL4913KPA1 meets industry standards.

7.What is the process for return or replacement of RHFL4913KPA1?

All RHFL4913KPA1 units undergo pre-shipment inspection (PSI). If there is an issue with RHFL4913KPA1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The RHFL4913KPA1 part is unused and in its original packaging.

Return procedure for RHFL4913KPA1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…