Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Current Regulation/Management

STMicroelectronics RH-PMICL1AK1

Name: RH-PMICL1AK1
Brand: STMicroelectronics
SKU: RH-PMICL1AK1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: RH-PMICL1AK1

Manufacturer:: STMicroelectronics

Category:: Current Regulation/Management

Package:: 20-CFlatPack

Datasheet:: RH-PMICL1AK1.pdf

Description:: RAD-HARD INTEGRATED CURRENT LIMI

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,196

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

RH-PMICL1AK1 from STMicroelectronics is a radiation-hardened, QML-V qualified integrated current limiter designed to drive an external P-channel high-side MOSFET in space-grade power distribution systems. It operates from 8.5–52 V DC, draws only 1.5 mA typical supply current, supports re-triggerable/latched/foldback overload response modes, and features configurable trip-off (1.2 ms typ.) and recovery times, embedded current sensing (100 mV threshold), and undervoltage lockout with 2 V hysteresis. It is used in satellite bus protection against latch-up or short-circuit faults.

For engineers reviewing the RH-PMICL1AK1 datasheet, RH-PMICL1AK1 pinout, RH-PMICL1AK1 application, or RH-PMICL1AK1 equivalent, key selection considerations include radiation tolerance (100 krad(Si) TID, SEL/SEU immune up to 78 MeV·cm²/mg), floating-ground operation, telecommand-controlled ON/OFF, analog/digital telemetry (STS/TM), and external programmability of current limit, timing, and UVLO thresholds via precision resistors and capacitors.

Technical Context

The RH-PMICL1AK1 implements a closed-loop current limitation architecture using an internal op-amp comparator monitoring differential voltage across an external sense resistor (ISNS+/ISNS−), with 100 mV threshold and 90–110 mV tolerance. Its gate driver (Vg) delivers ±200 mA peak current to control a high-side P-MOSFET, while trip-off timing (TON) and recovery timing (TOFF) are set by external RC networks connected to dedicated pins.

It integrates a dual-function telecommand interface (TC_ON/TC_OFF) for pulse-activated load control and a dual-rail telemetry system: digital status (STS) and analog current-proportional output (TM, 2.4 V typ. at 500 mA). UVLO is configured via external resistor divider (R1/R2/Rh) with user-settable turn-on (30 V typ.) and hysteresis (1.8 V typ.), and startup state (ON/OFF) is selected via SET_STS pin logic level.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	8.5–52 V DC - Enables direct connection to unregulated spacecraft bus rails without pre-regulation.
Supply Current (Typ.)	1.5 mA - Minimizes parasitic loading on primary power bus in always-on fault-monitoring applications.
Current Sense Threshold	100 mV - Sets precise overcurrent trip point independent of MOSFET R_DS(on), enabling consistent protection across temperature and process variation.
Trip-Off Time (Typ.)	1.2 ms - Configurable via external capacitor (CON) and reference resistor (R_IR) for adaptive response to transient vs. sustained faults.
UVLO Turn-On Threshold	30 V (typ.) - Prevents device activation until bus stabilizes above critical minimum, avoiding brown-out instability.
Radiation Tolerance	100 krad(Si) TID, SEL/SEU immune up to 78 MeV·cm²/mg - Qualified for long-duration LEO/GEO missions without derating.
Package	Flat-20 hermetic - Provides hermetic sealing and thermal resistance (R_thJC = 40 °C/W) for vacuum and thermal cycling environments.

Pinout & Package

Housed in a QML-V certified Flat-20 hermetic ceramic package with metallic lid bonded to GND; 20-pin top-view layout with ground-connected lid and optimized thermal path for high-reliability aerospace mounting.

Pin/Terminal	Circuit Role	Design Meaning
1 SET_STS	Digital configuration input	Selects power-up state: GND = latched OFF; VCC = latched ON - enables fail-safe default behavior without telecommand dependency.
2 TC_OFF	Telecommand input	Accepts ≥30 µs pulse to force immediate load shutdown - provides deterministic emergency isolation independent of fault detection timing.
4 TON	Analog timing output	Charges external capacitor CON to set trip-off delay (T_ON = C_ON × R_IR) - enables millisecond-scale overload persistence discrimination.
6 I_REF	Analog reference node	Sets internal reference current via external resistor - directly scales trip-off time and current limit accuracy with resistor tolerance.
15 ISNS− / 16 ISNS+	Differential current sense inputs	Connect directly across external sense resistor - rejects common-mode noise and enables Kelvin-sense accuracy for <1% current measurement error.
14 Vg	High-side gate driver output	Drives P-MOSFET gate with ±200 mA peak - ensures fast, robust switching even under radiation-induced parameter shift.
9 STS / 12 TM	Digital & analog telemetry outputs	STS = open-drain status flag; TM = current-source analog output (2.4 V @ 500 mA) - enables dual-path health monitoring without additional ADC.

Key Features

Feature	Design Value
Three Configurable Fault Response Modes	Re-triggerable (hiccup), latched (lockout), or foldback (reduced current during short) - matches protection strategy to load criticality and thermal constraints.
Floating-Ground Operation	GND pin isolated from main bus ground via decoupling resistor - allows integration into non-ground-referenced power domains (e.g., isolated DC-DC outputs).
Programmable Undervoltage Lockout	Turn-on threshold (28–32 V) and hysteresis (1.6–2 V) set via external R-divider - prevents oscillation during bus transients and supports multi-rail sequencing.
Radiation-Hardened BCD6s-SOI Process	Immune to SEL/SEU; 100 krad(Si) TID tolerance - eliminates need for shielding or redundancy in radiation-intensive orbits.
Integrated Telemetry & Telecommand	Dual telemetry (digital STS + analog TM) and dual telecommand (TC_ON/TC_OFF) - enables full remote observability and controllability without auxiliary ICs.

Applications

On-Board Computer Power Distribution

Satellite Payload Instrument Protection

Use Scenario: Protecting 28 V primary bus feeding flight computer modules against latch-up-induced overcurrent.

IC Role / Device Role / Timing Role: High-side intelligent switch with latched shutdown mode and telecommand reset - isolates faulted subsystem while preserving bus integrity for remaining avionics.

Use Value: Prevents cascading failure by enforcing hard isolation after confirmed overcurrent, with remote reset capability eliminating need for safe-mode reboot.

Use Scenario: Securing scientific instrument power rails subject to ESD-induced latch-up during orbital sunrise/sunset transitions.

IC Role / Device Role / Timing Role: Re-triggerable current limiter with 1.2 ms trip-off and 112 ms recovery - tolerates brief transients while blocking sustained faults.

Use Value: Maintains instrument availability through benign transients, avoids unnecessary safing, and reduces ground intervention frequency.

Redundant Power Bus Management

Launch Vehicle Stage Power Control

Use Scenario: Enabling/disabling redundant power paths in fault-tolerant EPS architecture with cross-strapping capability.

IC Role / Device Role / Timing Role: Foldback-mode current limiter with analog telemetry - limits short-circuit current to safe level while providing real-time load current feedback.

Use Value: Allows continued operation of backup bus during partial fault, with telemetry enabling automated load shedding decisions.

Use Scenario: Controlling pyro-device power during separation events where precise timing and absolute reliability are mandatory.

IC Role / Device Role / Timing Role: Latched-mode switch with telecommand-triggered activation and UVLO-backed safety interlock - ensures single-shot, irreversible actuation.

Use Value: Guarantees pyro firing only when bus voltage is stable and command is validated, eliminating false triggers from launch vibration noise.

Equivalent & Alternatives

The following parts are listed as comparable options for similar radiation-hardened current limiter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
RHRPMICL1A	Original QML-V qualified part; Flat-20 hermetic; 8.5–52 V; 100 krad(Si) TID	Designed for satellite bus protection with telecommand and telemetry interfaces	Preferred for new designs requiring full QML-V certification and ESA/SCC compliance documentation
RH-PMICL1AK2	Same die, alternate marking; identical electrical specs and radiation performance; same Flat-20 package	No functional difference; used for lot traceability and procurement segmentation	Drop-in replacement with identical form, fit, and function; suitable for dual-sourcing or inventory diversification

Compared with RH-PMICL1AK1, the RH-PMICL1AK2 offers identical radiation hardness, timing, and interface behavior but serves distinct manufacturing traceability requirements-making it a seamless alternative for continuity planning without design revalidation.

Availability

RH-PMICL1AK1 is available at Aetrix Electronics and suitable for satellite power distribution, radiation-hardened EPS modules, and launch vehicle pyro-control systems requiring stable component supply across extended mission lifetimes.

Supply support for RH-PMICL1AK1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and aerospace-grade ICs, with decades of heritage in radiation-hardened technology and QML-V qualification infrastructure.

The RHRPMICL1A product line targets high-reliability space power management, delivering radiation-immune current limiting with full telemetry and telecommand for autonomous bus protection in LEO, GEO, and deep-space missions.

FAQ

What is the maximum supply voltage the RH-PMICL1AK1 can withstand?

The RH-PMICL1AK1 has an absolute maximum VCC rating of +54.0 V, with guaranteed operation from 8.5 V to 52 V DC. Its internal Zener clamp limits VCC–GND to 14.8 V typical, protecting internal circuitry during voltage surges. Operation beyond 52 V is not characterized for radiation or parametric performance.

How is the current limit value set, and what is its accuracy?

The current limit is set by the voltage drop across an external sense resistor, with the RH-PMICL1AK1 triggering at 100 mV (90–110 mV range) between ISNS+ and ISNS−. Accuracy depends on sense resistor tolerance and layout; typical total error is ±3% with 0.1% resistor and Kelvin routing. No internal DAC or trimming is used - the threshold is fixed analog comparator behavior.

Can the RH-PMICL1AK1 operate with a non-ground-referenced power rail?

Yes - the device supports floating-ground operation. The GND pin must be connected to the local bias reference, while the main bus ground (MGND) connects externally via decoupling resistor to R_GND. This allows use with isolated DC-DC converters or split-rail architectures where local ground is not tied to chassis or bus ground.

Is evaluation hardware available for the RH-PMICL1AK1?

Yes - STMicroelectronics provides the STEVAL-IFP020V1 evaluation board, which implements a complete high-side current-limiting solution with RH-PMICL1AK1, external P-MOSFET, sense resistor, UVLO divider, and telecommand/telemetry interface headers. It supports all three operating modes and includes test points for TON, TOFF, and TM signal validation.

RH-PMICL1AK1 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 20-CFlatPack

Packaging:: Strip

Product Status:: Active

Function:: Current Limiting

Sensing Method:: High-Side

Accuracy:: -

Voltage - Input:: 8.5V ~ 90V

Current - Output:: -

Operating Temperature:: -55°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-CFlatPack

RH-PMICL1AK1 FAQ

1.How can I place an order for RH-PMICL1AK1 through Aetrix?

Please submit a Request for Quotation (RFQ) for RH-PMICL1AK1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for RH-PMICL1AK1 reliable?

The price and inventory of RH-PMICL1AK1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RH-PMICL1AK1 is usually 5 days.

3.What payment methods are accepted for RH-PMICL1AK1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RH-PMICL1AK1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for RH-PMICL1AK1?

RH-PMICL1AK1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your RH-PMICL1AK1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for RH-PMICL1AK1?

For technical support, including RH-PMICL1AK1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RH-PMICL1AK1 requirements.

6.How does Aetrix verify that RH-PMICL1AK1 is sourced from the original manufacturer or authorized distributors?

All RH-PMICL1AK1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RH-PMICL1AK1 meets industry standards.

7.What is the process for return or replacement of RH-PMICL1AK1?

All RH-PMICL1AK1 units undergo pre-shipment inspection (PSI). If there is an issue with RH-PMICL1AK1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The RH-PMICL1AK1 part is unused and in its original packaging.

Return procedure for RH-PMICL1AK1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…