My Inquiry
My Account
Renesas RM25C128A-BTAC-B
- Part No.:
- RM25C128A-BTAC-B
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
RM25C128A-BTAC-B.pdf
- Description:
- IC CBRAM 128KBIT SPI 5MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,205
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RM25C128A-BTAC-B from Adesto Technologies is a 128Kbit CBRAM-based serial boot memory IC with SPI interface, operating from 2.7V to 3.6V, supporting 5MHz fast read and 64-byte page write in ≤1ms - deployed in microcontroller boot loaders for firmware recovery and secure configuration storage.
For engineers reviewing the RM25C128A-BTAC-B datasheet, RM25C128A-BTAC-B pinout, RM25C128A-BTAC-B application, or RM25C128A-BTAC-B equivalent, key selection criteria include SPI mode 0/3 compatibility, 10-year data retention at 70°C, low-power 5µA power-down current, and TSSOP-8 package suitability for space-constrained embedded control boards.
Technical Context
The RM25C128A-BTAC-B implements a CBRAM (Conductive Bridging RAM) non-volatile memory array accessed via a 4-wire SPI bus (CS, SCK, SDI, SDO), with HOLD and WP pins for flow control and hardware write protection. It uses self-timed internal erase/write cycles and supports both page (64-byte) and chip-wide erase operations.
Its command set includes WREN/RDSR for status-aware programming, FREAD for high-speed reads up to 5MHz, and PD/RES for ultra-low-power sleep/wake sequences. The device operates across 0°C to +70°C and features 100k write endurance with guaranteed 10-year data retention at 70°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128Kbit (16KB), sufficient for bootloader code + secure configuration parameters in resource-limited MCUs |
| Supply Voltage | 2.7V–3.6V - compatible with standard 3.3V I/O domains without level-shifting |
| Max Read Speed | 5MHz Fast Read mode - enables sub-100µs access to critical boot instructions |
| Page Write Time | ≤1ms - allows rapid field-updatable parameter storage without blocking main CPU execution |
| Data Retention | 10 years at 70°C - meets industrial temperature lifecycle requirements for unattended systems |
| Write Endurance | 100,000 cycles - supports frequent calibration or logging updates over product lifetime |
| Power-Down Current | 5µA - reduces standby power in battery-backed or energy-harvesting applications |
Pinout & Package
RM25C128A-BTAC-B is housed in an 8-lead Thin Shrink Small Outline Package (TSSOP), 3.0mm × 4.4mm body, 0.65mm pitch, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select | Active-low enable: drives device into standby (high-Z SDO, 100µA ICC4) when high; initiates command sequence on falling edge |
| SDO (Pin 2) | Serial Data Output | Tri-state output: delivers read/FREAD data on SCK falling edge; high-impedance when CS high or HOLD active |
| WP (Pin 3) | Write Protect | Hardware lock: disables all write/erase commands when pulled low, independent of WREN status |
| GND (Pin 4) | Ground Reference | Primary return path for VCC supply and I/O signals; must be low-impedance for stable SPI timing |
| SDI (Pin 5) | Serial Data Input | Command/address/data input: latched on SCK rising edge; accepts opcodes (02H, 03H, 0BH, etc.) and 16-bit addresses |
| SCK (Pin 6) | Serial Clock | Master-generated clock: supports modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1); max 5MHz in FREAD |
| HOLD (Pin 7) | Communication Hold | Pauses ongoing SPI transfer without resetting state: pulls SDO to high-Z while preserving internal address/command context |
| VCC (Pin 8) | Power Supply | 2.7V–3.6V single supply; requires local 100nF decoupling near pin to suppress switching noise during page writes |
Key Features
| Feature | Design Value |
|---|---|
| CBRAM Technology | Enables 10× lower write energy vs. EEPROM - critical for battery-powered firmware update cycles |
| Fast Read Mode (5MHz) | Reduces boot time by >3× vs. standard 1.6MHz SPI read, accelerating system startup in time-sensitive applications |
| Page Erase (64-byte) | Allows targeted reconfiguration without full-chip erase - preserves valid sectors during partial firmware patching |
| Hardware Write Protect (WP) | Provides fail-safe, pin-level disable of all write/erase functions - essential for production security and field reliability |
| Power-Down Mode (5µA) | Extends shelf life and runtime in always-on IoT nodes by minimizing quiescent current between wake events |
Applications
| Industrial PLC Boot Memory | Medical Device Configuration Storage |
|---|---|
Use Scenario: Stores bootloader firmware and factory-calibrated sensor offsets in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Non-volatile boot memory providing deterministic, low-latency instruction fetch during cold start and safe firmware rollback after failed updates. Use Value: 10-year data retention at 70°C ensures calibration integrity across extended maintenance intervals without periodic refresh. |
Use Scenario: Holds patient-specific therapy parameters and regulatory audit logs in portable infusion pumps requiring FDA-compliant data persistence. IC Role / Device Role / Timing Role: Secure configuration store with hardware WP and page-erase granularity to prevent accidental overwrite of critical treatment settings. Use Value: 100k write cycles support daily recalibration and usage logging over 10+ years of clinical service life. |
| Smart Meter Firmware Recovery | Automotive Body Control Module (BCM) |
Use Scenario: Hosts fallback bootloader image and encrypted firmware signature keys in ANSI C12.22-compliant electricity meters exposed to wide ambient temperature swings. IC Role / Device Role / Timing Role: Fail-safe boot memory enabling authenticated firmware recovery after power interruption or corruption events. Use Value: 5MHz fast read accelerates secure boot verification, reducing meter wake-up latency to <50ms under strict utility response-time mandates. |
Use Scenario: Stores adaptive lighting profiles and door-lock configuration in automotive BCMs where space and thermal constraints limit package options. IC Role / Device Role / Timing Role: Compact, low-power SPI memory integrated into CAN/LIN gateway subsystems for persistent user preference storage. Use Value: TSSOP-8 footprint (3.0×4.4mm) fits tight PCB real estate; 5µA power-down current minimizes parasitic drain on vehicle battery during sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial boot memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF041A-SSH-T | NOR Flash; 4Mbit density; 85MHz DTR read; no built-in ECC; requires external 12V for sector erase | Better raw throughput but higher voltage complexity; lacks integrated write protection and low-power sleep states | Select when high-speed code XIP is required and board supports dual-supply design |
| M95M02-DRMN6TP | EEPROM; 2Mbit; 5MHz SPI; byte-write only (no page mode); 1ms byte-write time; 40-year retention at 25°C | Superior endurance (4M cycles) but slower write performance and larger die size limits density scaling | Select for ultra-long-life logging where infrequent, atomic byte updates dominate over bulk configuration storage |
Compared with AT25DF041A-SSH-T and M95M02-DRMN6TP, the RM25C128A-BTAC-B uniquely balances 5MHz read speed, 1ms page write, 5µA power-down, and hardware WP in a compact TSSOP-8 - making it optimal for cost-sensitive, space-constrained boot memory where reliability and low energy per write matter most.
Availability
RM25C128A-BTAC-B is available at Aetrix Electronics and suitable for industrial PLCs, medical infusion pumps, smart electricity meters, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for RM25C128A-BTAC-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Adesto Technologies (acquired by Dialog Semiconductor in 2020, now part of Renesas) specialized in low-power, high-reliability non-volatile memory solutions for embedded systems before its integration into Renesas' analog and power portfolio.
The RM25C128A-BTAC-B belongs to Adesto's CBRAM-based serial memory product line, engineered specifically for boot code and configuration storage in power- and space-constrained IoT, industrial, and medical devices where EEPROM and NOR flash alternatives fall short in energy efficiency or density.
FAQ
What is the maximum clock frequency supported by RM25C128A-BTAC-B in Fast Read mode?
The RM25C128A-BTAC-B supports a maximum SCK clock frequency of 5MHz in Fast Read mode, enabling sub-100ns per-byte access times for time-critical boot sequences. This is verified in Section 3.2 AC Operating Characteristics of the DS-RM25C128A–065B–1/2015 datasheet, with tOV = 6.5ns and CL = 10pF loading condition.
Does RM25C128A-BTAC-B require external high-voltage circuitry for write or erase operations?
No, the RM25C128A-BTAC-B performs all write and erase operations using only its 2.7V–3.6V VCC supply - no external charge pump or high-voltage generator is needed. Its CBRAM technology enables self-timed 64-byte page writes in ≤1ms and chip erase without auxiliary voltages, simplifying PCB design and reducing BOM count.
How does the HOLD pin function during an active RM25C128A-BTAC-B SPI transaction?
When the HOLD pin is pulled low during an ongoing SPI transaction, the RM25C128A-BTAC-B immediately pauses communication: SDO transitions to high-impedance, and internal address/command state is preserved. The master can resume exactly where it left off upon releasing HOLD, avoiding re-initialization overhead - critical for multi-master or interrupt-driven systems.
What is the guaranteed data retention period for RM25C128A-BTAC-B at elevated temperature?
The RM25C128A-BTAC-B guarantees 10 years of data retention at 70°C, as specified in Table 3-2 of the datasheet under "Retention" with test condition "70°C". This exceeds typical industrial requirements and ensures reliable operation in enclosed enclosures or hot ambient environments without refresh cycles.
Can RM25C128A-BTAC-B be used as a direct replacement for standard SPI EEPROMs like the AT25080B?
The RM25C128A-BTAC-B is software-compatible with standard SPI EEPROMs (same opcodes: 02H/03H/05H/06H), but differs electrically in write timing (1ms page vs. 5ms byte), power-down current (5µA vs. ~1µA), and endurance (100k vs. 1M cycles). It is not pin-to-pin compatible due to different pin 3 (WP vs. NC) and functional behavior - redesign validation is required.
RM25C128A-BTAC-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- CBRAM®
- Technology:
- CBRAM
- Memory Size:
- 128Kbit
- Memory Organization:
- 64 Bytes Page Size
- Memory Interface:
- SPI
- Clock Frequency:
- 5 MHz
- Write Cycle Time - Word, Page:
- 100µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
RM25C128A-BTAC-B FAQ
1.How can I place an order for RM25C128A-BTAC-B through Aetrix?
Please submit a Request for Quotation (RFQ) for RM25C128A-BTAC-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RM25C128A-BTAC-B reliable?
The price and inventory of RM25C128A-BTAC-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RM25C128A-BTAC-B is usually 5 days.
3.What payment methods are accepted for RM25C128A-BTAC-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RM25C128A-BTAC-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RM25C128A-BTAC-B?
RM25C128A-BTAC-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RM25C128A-BTAC-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RM25C128A-BTAC-B?
For technical support, including RM25C128A-BTAC-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RM25C128A-BTAC-B requirements.
6.How does Aetrix verify that RM25C128A-BTAC-B is sourced from the original manufacturer or authorized distributors?
All RM25C128A-BTAC-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RM25C128A-BTAC-B meets industry standards.
7.What is the process for return or replacement of RM25C128A-BTAC-B?
All RM25C128A-BTAC-B units undergo pre-shipment inspection (PSI). If there is an issue with RM25C128A-BTAC-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RM25C128A-BTAC-B part is unused and in its original packaging.
Return procedure for RM25C128A-BTAC-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RM25C128A-BTAC-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
