Texas Instruments RM44L920APGET
- Part No.:
- RM44L920APGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
RM44L920APGET.pdf
- Description:
- IC MCU 16/32BIT 1MB FLSH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:549
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RM44L920APGET from Texas Instruments is a safety-certifiable 32-bit ARM Cortex-R4F microcontroller designed for IEC 61508 functional safety applications. It features dual lockstep CPUs, 1 MB flash with ECC, 128 KB RAM with ECC, 180-MHz operation, and integrated diagnostics including BIST, voltage/clock monitoring, and error signaling via nERROR pin-deployed in industrial PLCs and medical infusion pumps.
For engineers reviewing the RM44L920APGET datasheet, RM44L920APGET pinout, RM44L920APGET application, or RM44L920APGET equivalent, key selection criteria include ASIL-D readiness, dual-CPU lockstep integrity, FMPLL clocking with slip detection, N2HET timing coprocessor support, and CAN 2.0B/DCAN compliance for deterministic real-time control in harsh environments.
Technical Context
The RM44L920APGET implements a dual-core lockstep architecture where both Cortex-R4F CPUs execute identical instructions and compare results cycle-by-cycle, with ECC-protected memory interfaces and dedicated Error Signaling Module (ESM) asserting nERROR on mismatch or fault. Its FMPLL provides frequency-modulated clock synthesis with built-in slip detection to prevent silent clock faults.
Real-time peripherals include two N2HET modules (32 + 18 programmable channels), seven ePWM modules with deadband and trip-zone protection, six eCAP modules, two 12-bit MibADCs (24 + 16 channels, 64-word parity-protected buffers), and three DCAN controllers compliant with CAN 2.0A/B up to 1 Mbps-enabling sensor fusion, motor control, and distributed safety communication without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F, 1.66 DMIPS/MHz, single/double-precision FPU, 12-region MPU |
| Max Clock Frequency | 180 MHz system clock-enables 298 DMIPS real-time throughput for safety-critical loop execution |
| Memory | 1 MB flash with ECC, 128 KB RAM with ECC, 64 KB emulated EEPROM with ECC-ensures data integrity across power cycles and radiation events |
| Safety Features | Dual lockstep CPUs, CPU/RAM BIST, ECC on flash/RAM, voltage/clock monitors, ESM with nERROR output-meets IEC 61508 SIL-3 requirements |
| Peripherals | 3× DCAN (CAN 2.0B), 2× N2HET (50 total channels), 7× ePWM, 6× eCAP, 2× eQEP, 2× 12-bit MibADC (40 total inputs) |
| I/O Supply | VCCIO = 3.0–3.6 V-supports direct interface with industrial 3.3-V logic and analog sensors |
| Operating Temp | −40°C to +105°C-qualified for extended industrial and medical equipment environments |
Pinout & Package
RM44L920APGET is packaged in a 144-pin LQFP (PGE) with 20.0 mm × 20.0 mm body size, 0.5-mm pitch, and green RoHS-compliant finish. Pin functions are multiplexed across GIO, peripheral, and power domains; default configuration at reset assigns pins to core functions including nPORRST, nRST, nERROR, JTAG, CAN, MibSPI, ADC, and N2HET I/O.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| nERROR | Error signaling output | Active-low open-drain fault indicator asserted by ESM on CPU mismatch, memory error, or clock/voltage violation |
| nPORRST | Power-on reset input | Asynchronous reset triggered by external power supply ramp; holds device in reset until stable VCC/VCCIO |
| GIOA[0]–GIOA[7] | General-purpose I/O bank A | 8 configurable pins with interrupt capability; default reset state is input with weak pullup |
| CAN1RX / CAN1TX | Controller Area Network channel 1 | Differential bus interface compliant with ISO 11898-1; supports 1 Mbps operation with message filtering and 64 mailbox FIFO |
| N2HET1[0]–N2HET1[31] | N2HET1 programmable I/O terminals | 32 dedicated pins for high-resolution timing waveforms, capture, or GPIO-controlled by HTU and protected by parity RAM |
| AD1IN[0]–AD1IN[23] | MibADC1 analog inputs | 24-channel 12-bit SAR ADC with 64-word parity-protected result buffer; supports grouped sequential conversion and LIN-triggered sampling |
Key Features
| Feature | Design Value |
|---|---|
| Dual lockstep CPU execution | Hardware-enforced instruction-level redundancy with cycle-accurate comparison and automatic fault escalation |
| ECC-protected memory subsystem | Single-bit correction and double-bit detection on 1 MB flash and 128 KB RAM-prevents silent data corruption in safety-critical storage |
| N2HET timing coprocessors | Two independent modules (32 + 18 channels) with angle generator, HTU DMA, and 160-word parity RAM-offloads complex PWM, capture, and encoder tasks from main CPU |
| Functional safety certification support | Integrated BIST, voltage/clock monitors, ESM, and diagnostic libraries aligned with IEC 61508 tool qualification packages |
| Robust communication stack | Three DCAN controllers (CAN 2.0B), two SCI/LIN interfaces, one I2C, and three MibSPIs-enables redundant fieldbus connectivity in noisy industrial settings |
Applications
| Industrial Safety PLCs | Medical Infusion Pumps |
|---|---|
Use Scenario: Real-time motion control and emergency stop coordination in modular safety PLCs with distributed I/O. IC Role / Device Role / Timing Role: Primary safety controller executing SIL-3 logic, managing dual-channel actuator outputs, and validating sensor feedback via eQEP/eCAP. Use Value: Lockstep CPU and ECC memory ensure deterministic fault detection within <100 µs, meeting PL e / SIL 3 response time requirements per ISO 13849-1. |
Use Scenario: Precise volumetric dosing and occlusion detection in battery-powered infusion pumps requiring fail-safe motor control. IC Role / Device Role / Timing Role: Safety monitor co-processor interfacing with stepper driver, pressure sensor ADC, and LIN-connected HMI. Use Value: Integrated ePWM with hardware trip zones and DCAN-based pump network messaging eliminate external safety watchdog ICs and reduce BOM count by 2 components. |
| Wind Turbine Pitch Control | Radiation Therapy Beam Control |
Use Scenario: Redundant blade pitch adjustment using servo motors and absolute encoders under variable wind loads. IC Role / Device Role / Timing Role: Real-time motion controller synchronizing eQEP position feedback, ePWM motor drive signals, and CAN-based turbine supervisory network. Use Value: Dual N2HET modules generate synchronized 20-kHz PWM waveforms with <±50 ns jitter-enabling sub-degree blade positioning accuracy. |
Use Scenario: Sub-millisecond beam gating and collimator positioning in linear accelerators during radiotherapy delivery. IC Role / Device Role / Timing Role: Deterministic timing engine coordinating X-ray pulse triggers, gantry encoder feedback, and interlock monitoring via GIO and eCAP. Use Value: Hardware-accelerated CRC and parity-protected MibADC buffers guarantee integrity of dose calibration data across 10⁶+ treatment cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RM44L520PZ | 768 KB flash, 100-pin LQFP, 2× DCAN, 1× eQEP, 16-channel MibADC2-reduced peripheral count and memory | Suitable for cost-sensitive safety gateways or compact medical devices with lower I/O density | Select when footprint and BOM cost outweigh need for full RM44L920 feature set; verify CAN/eQEP channel count matches system topology |
| RM46L852PGE | 1280 KB flash, 220 MHz, EMAC, USB OHCI, 2× eQEP, 24-channel MibADCs-higher performance and connectivity | Targeted at safety-rated industrial gateways requiring Ethernet backbone integration and higher compute headroom | Choose for systems needing 10/100 EMAC or USB host capability; note larger thermal envelope and higher VCCIO tolerance (3.3 V only) |
Compared with RM44L520PZ, RM44L920APGET delivers 33% more flash and full CAN/eQEP/N2HET channel complement for complex motion control; versus RM46L852PGE, it trades EMAC/USB for lower power and smaller footprint while retaining identical safety architecture and peripheral timing precision.
Availability
RM44L920APGET is available at Aetrix Electronics and suitable for industrial safety PLCs, medical infusion pumps, wind turbine pitch control, and radiation therapy beam management requiring stable component supply across extended product lifecycles.
Supply support for RM44L920APGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of industrial-grade MCU innovation.
The RM44Lx20 product line delivers ARM Cortex-R-based microcontrollers engineered specifically for IEC 61508 functional safety applications-including industrial automation, medical devices, and transportation systems-featuring lockstep cores, ECC memory, and integrated diagnostics.
FAQ
What safety certifications does the RM44L920APGET support?
The RM44L920APGET is architected to support IEC 61508 SIL-3 and ISO 26262 ASIL-D development. It includes dual lockstep CPUs, ECC on flash and RAM, BIST for CPU and memory, voltage and clock monitors, and an Error Signaling Module with nERROR output-all documented in TI's functional safety FIT rate reports and safety manual. RM44L920APGET itself is not pre-certified, but TI provides certified safety libraries, diagnostic software, and FMEDA data to accelerate end-equipment certification.
Does RM44L920APGET support CAN FD or only classical CAN?
RM44L920APGET supports only classical CAN 2.0A and 2.0B protocols via its three DCAN controllers-each compliant up to 1 Mbps with 64 mailboxes and parity protection. It does not implement CAN FD physical layer or protocol enhancements such as flexible data-rate or extended data length. For CAN FD requirements, designers should evaluate TI's newer Hercules TMS570LC43x or RM57L84x families.
What is the difference between RM44L920APGET and RM44L920PGE?
RM44L920APGET and RM44L920PGE are identical in silicon functionality, electrical specifications, and package (144-pin LQFP). The "A" suffix in RM44L920APGET denotes the same production revision (Silicon Revision A) as RM44L920PGE; "GET" is a TI internal packaging code indicating green, lead-free, halogen-free, and RoHS-compliant finish-functionally equivalent to standard PGE marking. Both part numbers share identical datasheets and qualification data.
Can RM44L920APGET operate with a single 3.3-V supply?
No. RM44L920APGET requires two independent supplies: core voltage VCC = 1.14–1.32 V (for CPU, RAM, flash) and I/O voltage VCCIO = 3.0–3.6 V (for GIO, CAN, ADC, SPI, etc.). These must be supplied separately with proper sequencing-VCCIO must be stable before or concurrently with VCC, and both must remain within spec during operation. Using a single 3.3-V rail violates absolute maximum ratings and will damage the device.
How many N2HET channels does RM44L920APGET provide?
RM44L920APGET integrates two Next-Generation High-End Timer (N2HET) modules: N2HET1 with 32 programmable channels and N2HET2 with 18 programmable channels, totaling 50 dedicated timing I/O terminals. Each module includes 160-word instruction RAM with parity protection, hardware angle generator, and dedicated HTU for DMA transfers-enabling complex waveform generation, encoder interfacing, and time-critical I/O without CPU load.
RM44L920APGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-LQFP
- Series:
- Hercules™ RM4 ARM® Cortex®-R4, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 180MHz
- Connectivity:
- CANbus, I2C, LINbus, MibSPI, SCI, SPI, UART/USART
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
RM44L920APGET FAQ
1.How can I place an order for RM44L920APGET through Aetrix?
Please submit a Request for Quotation (RFQ) for RM44L920APGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RM44L920APGET reliable?
The price and inventory of RM44L920APGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RM44L920APGET is usually 5 days.
3.What payment methods are accepted for RM44L920APGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RM44L920APGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RM44L920APGET?
RM44L920APGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RM44L920APGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RM44L920APGET?
For technical support, including RM44L920APGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RM44L920APGET requirements.
6.How does Aetrix verify that RM44L920APGET is sourced from the original manufacturer or authorized distributors?
All RM44L920APGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RM44L920APGET meets industry standards.
7.What is the process for return or replacement of RM44L920APGET?
All RM44L920APGET units undergo pre-shipment inspection (PSI). If there is an issue with RM44L920APGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RM44L920APGET part is unused and in its original packaging.
Return procedure for RM44L920APGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RM44L920APGET Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

