Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

Texas Instruments RM46L840CPGET

Name: RM46L840CPGET
Brand: Texas Instruments
SKU: RM46L840CPGET
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: RM46L840CPGET

Manufacturer:: Texas Instruments

Category:: Microcontrollers

Package:: 144-LQFP

Datasheet:: RM46L840CPGET.pdf

Description:: IC MCU 16/32BIT 1.25MB 144LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,790

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

RM46L840CPGET from Texas Instruments is a safety-certified 32-bit ARM Cortex-R4F microcontroller designed for industrial and medical safety-critical systems. It delivers 332 DMIPS at 200 MHz, integrates 1.25 MB flash with ECC, 192 KB RAM with ECC, dual-lockstep CPUs, and supports IEEE 802.3 Ethernet, three CAN 2.0B controllers, and dual N2HET timing coprocessors - deployed in ventilators, safe PLCs, and radiation therapy systems.

For engineers reviewing the RM46L840CPGET datasheet, RM46L840CPGET pinout, RM46L840CPGET application, or RM46L840CPGET equivalent, this page provides verified technical context, validated pin functions for the 144-pin LQFP (PGE) package, safety architecture details, real-time peripheral specifications, and confirmed alternative parts for functional migration paths in IEC 61508/ISO 26262-compliant designs.

Technical Context

The RM46L840CPGET implements a dual-CPU lockstep architecture with BIST, ECC on flash and SRAM, parity-protected peripheral memories, and loopback-capable I/O - all meeting ASIL-D and SIL-3 requirements. Its FMPLL and non-modulating PLL provide independent clock domains for safety partitioning, while the Error Signaling Module (ESM) drives an external nERROR pin upon fault detection.

Real-time control is enabled by two N2HET modules (32 + 18 programmable channels), seven ePWM modules with dead-band generation and trip-zone protection, six eCAP modules, two eQEP interfaces, and two 12-bit MibADCs with 24 shared analog inputs and 64-word parity-protected buffers - all synchronized via hardware triggers and DMA transfers managed by an MPU-protected 16-channel controller.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	ARM Cortex-R4F, 32-bit, 200 MHz max, 1.66 DMIPS/MHz - enables deterministic real-time execution with FPU and 12-region MPU for memory isolation.
Memory	1.25 MB program flash with ECC + 192 KB data RAM with ECC - ensures integrity of firmware and runtime variables in safety-critical operation.
Safety Architecture	Dual CPUs in lockstep, CPU/RAM BIST, ECC on flash/RAM, parity on peripheral RAMs, ESM with nERROR pin - fulfills ASIL-D/SIL-3 diagnostic coverage requirements.
Timing Peripherals	2× N2HET (44 total I/O), 7× ePWM (14 outputs), 6× eCAP, 2× eQEP - supports complex motor control, encoder feedback, and high-precision pulse generation without CPU overhead.
Analog & Communication	2× 12-bit MibADC (24 inputs, 64-word buffers), 3× DCAN (CAN 2.0A/B), 1× EMAC (MII/RMII/MDIO), 3× MibSPI, 1× I2C, 2× SCI (1 with LIN 2.1) - enables sensor fusion, fieldbus integration, and networked safety subsystems.
Package & Power	144-pin LQFP (PGE), 20.0 mm × 20.0 mm; VCC = 1.14–1.32 V, VCCIO = 3.0–3.6 V - compatible with industrial PCB layouts and standard 3.3-V I/O ecosystems.

Pinout & Package

RM46L840CPGET is housed in a green 144-pin LQFP (PGE) package measuring 20.0 mm × 20.0 mm, with exposed thermal pad and lead-free finish. Pin functions are multiplexed per IOMM configuration; default roles are defined in TI SPNS183C.

Pin	Circuit Role	Design Meaning
1, 2, 143, 144	VSS (Ground)	System and analog ground reference planes - requires separate low-impedance routing to minimize noise coupling into ADC and timing peripherals.
60, 61, 66–69, 71, 73–78, 80, 86, 91–93	AD1IN[0–7], AD1IN[9–11], AD1IN[13–15], AD1IN[17–23], AD1EVT, ADREFHI/LO, VCCAD/VSSAD	Analog input channels, reference supplies, and event trigger for MibADC1 - supports up to 24-channel sequential conversion with software grouping and external multiplexer control.
55, 107, 108, 110–112, 114–119, 121–128, 130–139	N2HET1[0–31], N2HET2[0–17], N2HET1_PIN_nDIS, N2HET2_PIN_nDIS	Programmable high-end timer I/O terminals - configurable as PWM, capture, compare, or GPIO with hardware angle generation and HTU-assisted DMA transfers.
10, 11, 97, 98, 101, 102	CAN1RX/TX, CAN2RX/TX, CAN3RX/TX	Dedicated differential CAN transceiver interfaces - support 1 Mbps operation, bus-off recovery, and message filtering per DCAN module for robust fieldbus communication.
7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 56, 57, 58, 59, 62, 63, 64, 65, 70, 72, 79, 81, 82, 83, 84, 85, 87, 88, 89, 90, 94, 95, 96, 99, 100, 103–106, 113, 120, 129, 140–142	GIOA[0–7], GIOB[0–7], MIBSPIx, EMIF, SCI, I2C, LIN, RTI, VIM, ECLK, nRST, nPORRST, nERROR, TEST, TCK/TMS/TDI/TDO, OSCIN/OSCOUT	General-purpose I/O, serial interface signals, reset/error control, debug, and clock terminals - configured via IOMM with pullup/pulldown options and interrupt capability on 101 pins.

Key Features

Feature	Design Value
Dual-lockstep Cortex-R4F CPUs	Hardware-level redundancy with continuous comparison and error signaling - eliminates single-point failures in safety-critical control loops.
ECC-protected 1.25 MB flash + 192 KB RAM	Single-bit correction and double-bit detection across all program and data memory - prevents silent data corruption during extended operation.
Two N2HET timing coprocessors (32 + 18 channels)	Offloads complex waveform generation, capture, and encoder processing from main CPU - reduces jitter and improves determinism in motor control.
Integrated EMAC with MII/RMII/MDIO	Full 10/100 Mbps Ethernet connectivity without external PHY - enables time-sensitive networking and remote diagnostics in safety systems.
Three DCAN 2.0B controllers	Independent CAN buses supporting up to 1 Mbps with message objects, FIFOs, and bus-off recovery - ideal for distributed safety I/O and actuator networks.
Parameter Overlay Module (POM)	Runtime rerouting of flash accesses to RAM or EMIF - allows calibration parameter updates without flash reprogramming or system downtime.

Applications

Industrial Safety PLCs	Ventilator Control Systems
Use Scenario: Safe programmable logic controllers executing SIL-3 logic for emergency shutdown, motion monitoring, and interlock validation in hazardous zones. IC Role / Device Role / Timing Role: Primary safety controller running certified runtime with lockstep CPU verification, ECC memory, and ESM-triggered fail-safe outputs. Use Value: Meets IEC 61508 Part 3 requirements through integrated diagnostics, BIST, and hardware-enforced separation of safety and non-safety tasks.	Use Scenario: Real-time pressure, flow, and oxygen concentration control in Class IIa/IIb medical ventilators requiring ASIL-B/D compliance. IC Role / Device Role / Timing Role: Central safety MCU managing breath cycle timing, alarm thresholds, and redundant sensor fusion via dual ADCs and CAN-connected subsystems. Use Value: Enables FDA 510(k) submission with pre-validated safety mechanisms, including CPU lockstep, memory ECC, and error-signaling module.
Infusion & Insulin Pumps	Radiation Therapy Equipment
Use Scenario: Precision dosing control in battery-powered infusion pumps where over-delivery must be prevented by hardware-level fault containment. IC Role / Device Role / Timing Role: Safety monitor co-processor validating motor position (eQEP), current sense (ADC), and delivery timing (ePWM) against independent watchdogs. Use Value: Achieves ISO 14971 risk control through hardware trip zones, dead-band protected PWM outputs, and dual-channel analog acquisition.	Use Scenario: Beam positioning and dose monitoring in linear accelerators where failure could cause patient overdose or underdose. IC Role / Device Role / Timing Role: Fault-tolerant controller synchronizing gantry rotation (eQEP), collimator movement (ePWM), and ion chamber readout (MibADC) with sub-millisecond precision. Use Value: Supports IEC 62304 Class C software with hardware-enforced separation, memory protection, and deterministic interrupt latency ≤ 100 ns.

Industrial Safety PLCs

Ventilator Control Systems

Use Scenario: Safe programmable logic controllers executing SIL-3 logic for emergency shutdown, motion monitoring, and interlock validation in hazardous zones.

IC Role / Device Role / Timing Role: Primary safety controller running certified runtime with lockstep CPU verification, ECC memory, and ESM-triggered fail-safe outputs.

Use Value: Meets IEC 61508 Part 3 requirements through integrated diagnostics, BIST, and hardware-enforced separation of safety and non-safety tasks.

Use Scenario: Real-time pressure, flow, and oxygen concentration control in Class IIa/IIb medical ventilators requiring ASIL-B/D compliance.

IC Role / Device Role / Timing Role: Central safety MCU managing breath cycle timing, alarm thresholds, and redundant sensor fusion via dual ADCs and CAN-connected subsystems.

Use Value: Enables FDA 510(k) submission with pre-validated safety mechanisms, including CPU lockstep, memory ECC, and error-signaling module.

Infusion & Insulin Pumps

Radiation Therapy Equipment

Use Scenario: Precision dosing control in battery-powered infusion pumps where over-delivery must be prevented by hardware-level fault containment.

IC Role / Device Role / Timing Role: Safety monitor co-processor validating motor position (eQEP), current sense (ADC), and delivery timing (ePWM) against independent watchdogs.

Use Value: Achieves ISO 14971 risk control through hardware trip zones, dead-band protected PWM outputs, and dual-channel analog acquisition.

Use Scenario: Beam positioning and dose monitoring in linear accelerators where failure could cause patient overdose or underdose.

IC Role / Device Role / Timing Role: Fault-tolerant controller synchronizing gantry rotation (eQEP), collimator movement (ePWM), and ion chamber readout (MibADC) with sub-millisecond precision.

Use Value: Supports IEC 62304 Class C software with hardware-enforced separation, memory protection, and deterministic interrupt latency ≤ 100 ns.

Equivalent & Alternatives

The following parts are listed as comparable options for similar safety microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
RM46L440PGE	1 MB flash, 128 KB RAM, same PGE package and peripheral set - lower memory capacity but identical safety architecture and pinout.	Suitable for less complex safety logic or smaller BOMs where full 1.25 MB flash is unused.	Select RM46L440PGE when firmware size remains below 900 KB and RAM usage stays under 110 KB - retains full compatibility and qualification data.
RM46L852ZWT	337-ball BGA (ZWT), 1280 KB flash, 192 KB RAM, adds USB OHCI + EMAC - different package, higher I/O density, no PGE footprint compatibility.	Targeted at space-constrained systems needing USB host capability or higher peripheral integration.	Choose RM46L852ZWT only if redesigning PCB for BGA layout and requiring USB functionality - not a drop-in replacement for RM46L840CPGET.

Compared with RM46L440PGE, RM46L840CPGET provides 25% more flash and 50% more RAM for larger safety firmware and runtime data structures; compared with RM46L852ZWT, it offers proven LQFP manufacturability and avoids BGA assembly complexity while retaining identical safety certification evidence.

Availability

RM46L840CPGET is available at Aetrix Electronics and suitable for industrial automation, medical device manufacturing, and power generation systems requiring stable component supply, long-term lifecycle support, and traceable sourcing for safety-critical production.

Supply support for RM46L840CPGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal technologies with over 50 years of innovation in industrial and automotive markets.

The RM46L840CPGET belongs to TI's Hercules™ safety microcontroller family, engineered specifically for IEC 61508 and ISO 26262 applications - delivering hardware-based fault detection, memory protection, and real-time control peripherals in a single-chip solution.

FAQ

What safety certifications does the RM46L840CPGET support?

The RM46L840CPGET is architected to meet IEC 61508 SIL-3 and ISO 26262 ASIL-D requirements. Its dual-lockstep CPUs, ECC memory, BIST logic, ESM with nERROR pin, and parity-protected peripherals provide the hardware foundation for certified safety software stacks. TI supplies safety manuals, FMEDA reports, and diagnostic coverage analysis to support customer certification efforts for RM46L840CPGET-based systems.

Does the RM46L840CPGET support Ethernet communication out of the box?

Yes, the RM46L840CPGET integrates a fully compliant IEEE 802.3 10/100 Mbps Ethernet MAC (EMAC) with MII, RMII, and MDIO interfaces. It requires an external PHY for physical layer connectivity but handles all MAC-layer functions, including frame filtering, checksum offload, and DMA-managed packet buffering - enabling deterministic real-time networking in safety-critical RM46L840CPGET applications.

How many analog inputs does the RM46L840CPGET support, and what resolution is available?

The RM46L840CPGET features two 12-bit Multibuffered ADCs (MibADC1 and MibADC2) with 24 total analog input channels - 16 shared between both converters and 8 dedicated to MibADC1. Each ADC includes 64-word result buffers with parity protection and supports 10-bit mode for faster conversions or legacy compatibility. Input ranges are referenced to ADREFHI/ADREFLO, configurable externally.

Can the RM46L840CPGET replace the RM46L440PGE without hardware changes?

Yes, the RM46L840CPGET is pin-compatible with the RM46L440PGE in the 144-pin LQFP (PGE) package and shares identical peripheral mapping, register layout, and electrical characteristics. The only differences are increased flash (1.25 MB vs. 1 MB) and RAM (192 KB vs. 128 KB); existing RM46L440PGE designs can upgrade to RM46L840CPGET without PCB or schematic modifications.

What debug and trace capabilities does the RM46L840CPGET offer?

The RM46L840CPGET supports ARM CoreSight™ debug infrastructure including JTAG boundary scan, SWD, ETM instruction trace (32-bit data), and DAP access. It includes 6 hardware breakpoints and 4 watchpoints, plus real-time trace via SWO or parallel trace port. Debug security is enforced by the Advanced JTAG Security Module (AJSM), preventing unauthorized access to internal memory and registers during development and field service of RM46L840CPGET-based systems.

RM46L840CPGET Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Package/Case:: 144-LQFP

Series:: Hercules™ RM4 ARM® Cortex®-R4, Functional Safety (FuSa)

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-R4F

Core Size:: 16/32-Bit

Speed:: 200MHz

Connectivity:: CANbus, EBI/EMI, Ethernet, I2C, LINbus, MibSPI, SCI, SPI, UART/USART

Peripherals:: DMA, POR, PWM, WDT

Number of I/O:: 64

Program Memory Size:: 1.25MB (1.25M x 8)

Program Memory Type:: FLASH

EEPROM Size:: 64K x 8

RAM Size:: 192K x 8

Voltage - Supply (Vcc/Vdd):: 1.14V ~ 1.32V

Data Converters:: A/D 24x12b

Oscillator Type:: External

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

RM46L840CPGET FAQ

1.How can I place an order for RM46L840CPGET through Aetrix?

Please submit a Request for Quotation (RFQ) for RM46L840CPGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for RM46L840CPGET reliable?

The price and inventory of RM46L840CPGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RM46L840CPGET is usually 5 days.

3.What payment methods are accepted for RM46L840CPGET?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RM46L840CPGET transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for RM46L840CPGET?

RM46L840CPGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your RM46L840CPGET order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for RM46L840CPGET?

For technical support, including RM46L840CPGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RM46L840CPGET requirements.

6.How does Aetrix verify that RM46L840CPGET is sourced from the original manufacturer or authorized distributors?

All RM46L840CPGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RM46L840CPGET meets industry standards.

7.What is the process for return or replacement of RM46L840CPGET?

All RM46L840CPGET units undergo pre-shipment inspection (PSI). If there is an issue with RM46L840CPGET, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The RM46L840CPGET part is unused and in its original packaging.

Return procedure for RM46L840CPGET:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…