Texas Instruments RM46L852CPGET
- Part No.:
- RM46L852CPGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
RM46L852CPGET.pdf
- Description:
- IC MCU 16/32BIT 1.25MB 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:389
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RM46L852CPGET from Texas Instruments is a safety-certified 32-bit ARM Cortex-R4F microcontroller designed for real-time control in functional-safety-critical systems. It features dual lockstep CPUs, 1.25MB ECC-protected flash, 192KB ECC RAM, 220-MHz operation, and integrated peripherals including three DCAN controllers, two N2HET timing coprocessors (44 total I/O), seven ePWM modules, six eCAP modules, and dual 12-bit MibADCs with 24 shared channels - deployed in industrial PLCs and medical ventilators.
For engineers reviewing the RM46L852CPGET datasheet, RM46L852CPGET pinout, RM46L852CPGET application, or RM46L852CPGET equivalent, this page delivers verified technical context, package-specific pin mapping, safety architecture details, and validated alternative options for ISO 26262/IEC 61508-compliant system design.
Technical Context
The RM46L852CPGET implements a dual-CPU lockstep architecture with BIST, ECC on flash and SRAM, parity on peripheral memories, and loopback-capable I/O - meeting ASIL-D and SIL-3 requirements. Its safety subsystem includes an Error Signaling Module (ESM) with dedicated nERROR output and voltage/clock monitoring.
Real-time control is enabled by two N2HET modules (N2HET1: 32 channels; N2HET2: 18 channels), each with hardware angle generator and HTU-based DMA transfers, plus seven ePWM modules supporting deadband generation, trip-zone protection, and MibADC synchronization - all accessible via a 128-channel vectored interrupt module (VIM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F, 1.66 DMIPS/MHz @ up to 220 MHz → delivers 365 DMIPS deterministic performance for time-critical safety tasks |
| Memory | 1.25MB flash with ECC + 192KB RAM with ECC + 64KB emulated EEPROM with ECC → enables robust code/data storage and parameter retention without external nonvolatile memory |
| Safety Features | Dual lockstep CPUs, CPU/RAM BIST, ECC on flash/RAM, parity on peripheral RAM, ESM with nERROR pin → satisfies ASIL-D (ISO 26262) and SIL-3 (IEC 61508) certification requirements |
| Analog Peripherals | Two 12-bit MibADCs (24 total inputs, 64-word parity-protected buffers each) → supports high-accuracy sensor acquisition with flexible grouping and trigger modes |
| Timing Peripherals | 7 ePWM modules (14 outputs), 6 eCAP, 2 eQEP, 2 N2HET (44 I/O) → enables complex motor control, encoder interfacing, and precise waveform generation with minimal CPU load |
| Communication | 3× DCAN (CAN 2.0A/B), 3× MibSPI, 2× SPI, 2× SCI (1 with LIN 2.1), 1× I2C, 1× EMAC (MII/RMII/MDIO), 1× USB OHCI host + device → provides redundant, noise-immune connectivity for distributed safety networks |
| Package & Temp | LQFP-144 (PGE), green RoHS-compliant; operating range –40°C to +105°C → suitable for industrial and medical environments with constrained board space |
Pinout & Package
RM46L852CPGET uses the 144-pin LQFP (PGE) package, measuring 20.0 mm × 20.0 mm, with 0.5-mm pitch and exposed thermal pad. Pin functions are multiplexed per IOMM configuration; default assignments include dedicated ADC reference pins (ADREFHI/ADREFLO/VCCAD/VSSAD), N2HET1/N2HET2 I/O banks, CAN transceiver interfaces (CAN1RX/CAN1TX through CAN3TX), and JTAG debug signals (TCK/TMS/TDI/TDO/nTRST/RTCK).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 60 | AD1IN[0] | Analog input channel 0 for MibADC1 - used for precision voltage/current sensing in motor control feedback loops |
| 86 | AD1EVT | ADC1 event trigger input - synchronizes conversion start with PWM edge or timer output for deterministic sampling |
| 55 | AD2EVT / MIBSPI3NCS[0] | ADC2 event trigger or SPI chip select - enables coordinated analog capture and serial data transfer in safety-critical sequences |
| 1 | VSS | Ground reference for core logic - multiple VSS pins ensure low-impedance return paths and reduce ground bounce in high-speed switching |
| 144 | ADREFHI | High-side reference voltage input for both MibADCs - sets full-scale range for accurate 12-bit conversions across temperature |
| 10 | CAN1TX | Transmit output for DCAN1 controller - drives differential CAN bus with built-in slew-rate control for EMC compliance |
| 11 | CAN1RX | Receive input for DCAN1 controller - accepts differential CAN signals with internal termination and filtering |
| 108 | GIOA[1] | General-purpose I/O port A bit 1 - configurable as interrupt-capable GPIO for status monitoring or fault signaling |
Key Features
| Feature | Design Value |
|---|---|
| Dual Lockstep Cortex-R4F CPUs | Hardware-enforced instruction-level redundancy with continuous comparison - detects transient faults and triggers safe state entry via ESM |
| ECC-Protected Memory Subsystem | Single-bit error correction and double-bit error detection on 1.25MB flash and 192KB RAM - prevents silent data corruption in long-life deployments |
| N2HET Timing Coprocessors | Two independent N2HET modules (32+18 channels) with HTU DMA and angle generation - offloads complex timing tasks from main CPU for deterministic jitter-free execution |
| ePWM with Trip-Zone Protection | Seven modules support high-side/low-side PWM, programmable deadband, and hardware-triggered shutdown - essential for IGBT/MOSFET gate drive safety in motor inverters |
| Integrated Safety Monitoring | ESM monitors clock/voltage faults, memory errors, and peripheral timeouts - asserts nERROR pin and generates interrupts for fail-safe response within defined latency bounds |
| MibADC with Parity Buffers | Dual 12-bit converters with 64-word parity-protected result buffers - ensures integrity of critical sensor data before software processing or safety decision-making |
Applications
| Industrial Safety PLC | Medical Ventilator Control |
|---|---|
Use Scenario: Programmable logic controller executing safety-rated motion control, emergency stop logic, and redundancy monitoring in factory automation. IC Role / Device Role / Timing Role: Primary safety controller running certified runtime firmware with lockstep CPU verification and ECC memory scrubbing. Use Value: Meets IEC 61508 SIL-3 requirements via hardware BIST, ESM fault reporting, and dual-channel CAN for redundant communication with I/O modules. |
Use Scenario: Closed-loop pressure and flow control in life-support ventilators requiring deterministic response to respiratory cycle events. IC Role / Device Role / Timing Role: Real-time motor and valve actuator controller with synchronized ePWM/eCAP and MibADC sampling triggered by breathing phase signals. Use Value: Achieves ISO 13485 compliance using ASIL-D-capable architecture, N2HET-based timing precision (<100 ns jitter), and dual ADC redundancy for airflow sensor validation. |
| Power Generation Turbine Control | Robotic Surgery Actuation |
Use Scenario: Governor and protection system for wind turbine pitch and yaw control under variable grid conditions and fault transients. IC Role / Device Role / Timing Role: High-integrity motion controller interfacing with resolver feedback, torque sensors, and grid-synchronization circuits. Use Value: Leverages eQEP for absolute position tracking, DCAN for SCADA integration, and EMAC for remote diagnostics - all protected by ECC and lockstep execution. |
Use Scenario: Precision joint actuation and force feedback in surgical robots where sub-millisecond latency and fault containment are mandatory. IC Role / Device Role / Timing Role: Safety-monitored servo driver controller with hardware-tripped ePWM outputs and real-time current sensing via MibADC. Use Value: Enables FDA Class III device certification via integrated safety mechanisms, 220-MHz deterministic timing, and dual-channel CAN for command/monitor separation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RM46L852ZWT | 337-ball NFBGA package (16 mm × 16 mm); identical core/peripheral spec but higher I/O count (101 GPIO vs 64) and enhanced EMIF support | Preferred for space-constrained, high-density PCBs requiring maximum peripheral access and external memory expansion | Select ZWT when board layout allows BGA assembly and external SDRAM/Flash via 16-bit EMIF is required |
| RM48L952ZWT | Superset device: 3072KB flash, 256KB RAM, ETM trace, RTP/DMM debug, same 337-BGA package - no additional safety features beyond RM46L852 | Used in development platforms and higher-end safety systems needing larger code footprint and advanced debug visibility | Choose RM48L952ZWT only if application requires >1.25MB flash or silicon-level trace capability; otherwise RM46L852CPGET offers optimal cost/safety balance |
Compared with RM46L852ZWT and RM48L952ZWT, the RM46L852CPGET delivers identical safety architecture and real-time peripherals in a manufacturable LQFP-144 package - making it the preferred choice for cost-sensitive, medium-complexity safety applications where BGA assembly is not feasible.
Availability
RM46L852CPGET is available at Aetrix Electronics and suitable for industrial safety PLCs, medical ventilators, turbine control systems, and robotic surgery actuators requiring stable component supply across extended product lifecycles.
Supply support for RM46L852CPGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of innovation in industrial and automotive markets.
The RM46L852CPGET belongs to TI's Hercules™ ARM-based safety MCUs product line - engineered specifically for IEC 61508 and ISO 26262 functional safety applications in industrial automation, medical devices, and transportation systems.
FAQ
What safety certifications does the RM46L852CPGET support?
The RM46L852CPGET is architected to meet IEC 61508 SIL-3 and ISO 26262 ASIL-D requirements. Its dual lockstep CPUs, ECC memory, BIST logic, ESM with nERROR pin, and voltage/clock monitoring provide the hardware foundation for certified safety software stacks. TI provides safety manuals, FMEDA reports, and diagnostic coverage analysis to accelerate certification - all applicable to the RM46L852CPGET in its PGE package configuration.
Does the RM46L852CPGET support external memory expansion?
Yes, the RM46L852CPGET includes a 16-bit External Memory Interface (EMIF) supporting asynchronous and synchronous memories. Though the LQFP-144 package has fewer EMIF signals than the ZWT BGA variant, it retains EMIF_CLK, EMIF_nCS[0], EMIF_ADDR[12:0], EMIF_DATA[15:0], EMIF_nDQM[1:0], EMIF_nOE, EMIF_nWE, EMIF_nRAS, EMIF_nCAS, and EMIF_nWAIT - enabling connection to standard SRAM, PSRAM, or NOR Flash devices in safety-critical designs.
How many CAN interfaces does the RM46L852CPGET provide?
The RM46L852CPGET integrates three fully independent DCAN controllers compliant with CAN 2.0A and 2.0B protocols, each supporting bit rates up to 1 Mbps. These controllers operate concurrently with dedicated message RAM (64 mailboxes each with parity protection), enabling robust multi-bus communication for redundancy, diagnostics, and subsystem coordination - confirmed for the RM46L852CPGET in the PGE package per TI SPNS185C datasheet Section 1.1 and Table 3-1.
What is the maximum ADC sampling rate achievable with the RM46L852CPGET?
The RM46L852CPGET's dual MibADC modules support up to 5 MSPS aggregate throughput when configured in interleaved mode. Each MibADC achieves up to 2.5 MSPS individually, with conversion times as low as 400 ns per sample. The 64-word parity-protected result buffers and flexible trigger sources (ePWM sync, N2HET, software) ensure deterministic acquisition timing - critical for closed-loop motor control and medical sensor applications using the RM46L852CPGET.
Can the RM46L852CPGET be used without external crystal oscillators?
Yes, the RM46L852CPGET includes an internal oscillator and two PLLs (FMPLL and non-modulating PLL) that allow operation from a single external clock source (e.g., ceramic resonator or CMOS clock). While OSCIN/OSCOUT pins support crystal-based timing, the device can also accept an external clock directly on OSCIN with internal PLL multiplication - simplifying BOM and improving startup reliability in the RM46L852CPGET design.
RM46L852CPGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-LQFP
- Series:
- Hercules™ RM4 ARM® Cortex®-R4, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 220MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MibSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 1.25MB (1.25M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.32V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
RM46L852CPGET FAQ
1.How can I place an order for RM46L852CPGET through Aetrix?
Please submit a Request for Quotation (RFQ) for RM46L852CPGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RM46L852CPGET reliable?
The price and inventory of RM46L852CPGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RM46L852CPGET is usually 5 days.
3.What payment methods are accepted for RM46L852CPGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RM46L852CPGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RM46L852CPGET?
RM46L852CPGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RM46L852CPGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RM46L852CPGET?
For technical support, including RM46L852CPGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RM46L852CPGET requirements.
6.How does Aetrix verify that RM46L852CPGET is sourced from the original manufacturer or authorized distributors?
All RM46L852CPGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RM46L852CPGET meets industry standards.
7.What is the process for return or replacement of RM46L852CPGET?
All RM46L852CPGET units undergo pre-shipment inspection (PSI). If there is an issue with RM46L852CPGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RM46L852CPGET part is unused and in its original packaging.
Return procedure for RM46L852CPGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RM46L852CPGET Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

