My Inquiry
My Account
Texas Instruments RM46L852PGET
- Part No.:
- RM46L852PGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
RM46L852PGET.pdf
- Description:
- IC MCU 16/32BIT 1.25MB 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,545
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RM46L852PGET from Texas Instruments is a safety-certified 32-bit ARM Cortex-R4F microcontroller for functional safety-critical systems, featuring dual lockstep CPUs, 1.25MB ECC flash, 192KB ECC RAM, 220-MHz operation, and integrated ePWM/eCAP/eQEP peripherals for real-time motor control in industrial PLCs and medical ventilators.
For engineers reviewing the RM46L852PGET datasheet, RM46L852PGET pinout, RM46L852PGET application, or RM46L852PGET equivalent, this page delivers verified technical context, safety architecture details, peripheral timing specifications, LQFP-144 package mapping, and validated alternative options for IEC 61508 SIL-3 and ISO 26262 ASIL-D system design.
Technical Context
The RM46L852PGET implements a dual-CPU lockstep architecture with BIST, ECC on flash/RAM, parity on peripheral memories, and loopback I/O for fault detection - meeting IEC 61508 SIL-3 and ISO 26262 ASIL-D requirements. Its FMPLL and non-modulating PLL provide robust clock generation with slip detection and voltage monitoring.
Real-time control is enabled by two N2HET coprocessors (N2HET1: 32 channels; N2HET2: 18 channels), seven ePWM modules (14 outputs), six eCAP modules, two eQEP modules, and dual 12-bit MibADCs (24 total inputs, 64-word parity-protected buffers). All peripherals support safety-critical deterministic timing via HTU DMA transfers and MPU-protected access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F, 1.66 DMIPS/MHz, up to 220 MHz → delivers 365 DMIPS real-time compute for safety-critical closed-loop control. |
| Memory | 1.25MB flash with ECC + 192KB RAM with ECC + 64KB emulated EEPROM with ECC → enables certified firmware storage and runtime data integrity. |
| Safety Architecture | Dual lockstep CPUs + CPU/RAM BIST + ECC + parity + error signaling module → satisfies SIL-3/ASIL-D diagnostic coverage requirements without external safety monitors. |
| Timing Peripherals | 2× N2HET (44 total I/O), 7× ePWM (14 outputs), 6× eCAP, 2× eQEP → supports complex motor phase control, encoder feedback, and high-resolution capture in drive systems. |
| Analog Interface | 2× 12-bit MibADC (24 shared inputs, 64-word parity buffers) → enables synchronized sampling of current/voltage sensors with fault-tolerant result storage. |
| Communication | 3× DCAN (CAN 2.0A/B), 10/100 Ethernet (MII/RMII/MDIO), 2× USB (OHCI host + device), 3× MibSPI, I²C, LIN → provides redundant fieldbus and high-speed diagnostics in harsh environments. |
Pinout & Package
LQFP-144 (PGE) package, 20.0 mm × 20.0 mm body size, green RoHS-compliant finish, 0.5-mm lead pitch, exposed thermal pad (VSS).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 141–144 | Ground (VSS) | Multiple dedicated ground pins for analog/digital/power domain separation and low-noise ADC reference stability. |
| 60, 71, 73–74, 76, 78, 80, 61, 86, 55 | Analog Input / Event Trigger | AD1IN[0–7], AD1IN[9–15], AD2IN[0–15], AD1EVT, AD2EVT → direct connection to current/voltage/temperature sensors with programmable event triggering. |
| 10–11, 97–98, 100–101 | CAN Transceiver Interface | CAN1RX/CAN1TX, CAN2RX/CAN2TX, CAN3RX/CAN3TX → isolated differential bus interface supporting 1 Mbps in electrically noisy industrial settings. |
| 2, 6, 12, 17–18, 22, 25–26, 29, 33, 36, 42, 44–45, 50, 52–53, 57–58, 62–63, 65–66, 70, 72, 75, 77, 79, 81–85, 87–96, 99, 102–109, 111–119, 121–129, 131–140 | GPIO / Peripheral Multiplex | 101 pins configurable as general-purpose I/O or assigned to ePWM, eCAP, eQEP, SPI, UART, I²C, N2HET - enabling flexible board-level signal routing and redundancy. |
| 13, 130, 132–133 | N2HET I/O | N2HET1[0–31], N2HET2[0–17] → hardware-timed I/O for PWM generation, edge capture, or GPIO with sub-microsecond resolution and HTU-assisted memory transfers. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Lockstep Cortex-R4F CPUs | Hardware-synchronized execution with automatic fault detection and error signaling - eliminates need for external safety monitor ICs in SIL-3 designs. |
| ECC Memory Protection | Single-bit correction / double-bit detection on 1.25MB flash and 192KB RAM ensures firmware and runtime data integrity across temperature and radiation stress. |
| N2HET Timing Coprocessors | Two independent N2HET modules (32+18 channels) offload precise PWM, capture, and encoder processing from main CPU - reducing jitter and latency in motion control loops. |
| Integrated Safety Peripherals | Error Signaling Module (ESM), voltage/clock monitoring, built-in self-test (BIST), and parameter overlay module (POM) enable full diagnostic coverage per IEC 61508 Part 2 Annex F. |
| Multibuffered ADC with Parity | Dual 12-bit MibADCs with 64-word parity-protected buffers support simultaneous sampling, group sequencing, and fault-tolerant conversion result storage for sensor health monitoring. |
Applications
| Industrial Safety PLCs | Medical Ventilator Control |
|---|---|
Use Scenario: Real-time monitoring of emergency stop circuits, valve position feedback, and motor torque limits in certified safety PLCs. IC Role / Device Role / Timing Role: Primary safety controller executing SIL-3 logic with lockstep CPU verification, ECC memory, and cyclic CRC checks on I/O data paths. Use Value: Eliminates external safety monitor ICs while delivering <100 µs response time for Category 4 stop functions per EN ISO 13849-1. |
Use Scenario: Closed-loop pressure and flow control in Class IIa/III ventilators requiring ASIL-D compliance and fail-safe shutdown. IC Role / Device Role / Timing Role: Central controller managing BLDC motor drives, pressure transducers, and alarm logic with hardware-enforced timing deadlines. Use Value: Integrated ePWM deadband, eQEP position tracking, and dual MibADCs enable <±0.5% flow accuracy with automatic fault isolation on sensor failure. |
| Power Generation Monitoring | Robotic Surgery Actuation |
Use Scenario: Grid synchronization, breaker control, and harmonic analysis in wind turbine pitch control systems operating at -40°C to +105°C. IC Role / Device Role / Timing Role: High-reliability real-time processor interfacing with isolated current transformers, optical encoder feedback, and Ethernet SCADA links. Use Value: 10/100 Ethernet MAC with MII/RMII and three DCAN interfaces enable redundant communication to supervisory systems with <1 ms latency. |
Use Scenario: Precision joint actuation and force feedback in robotic surgical arms where single-point failures must be detected and mitigated within 10 ms. IC Role / Device Role / Timing Role: Safety-certified motion controller executing torque-limited position loops using eQEP encoder input and ePWM-driven servo drivers. Use Value: Dual N2HET modules generate synchronized PWM waveforms with <50 ns jitter, ensuring sub-degree joint positioning repeatability under fault conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RM46L450PGE | Lower flash (1024 KB) and RAM (128 KB); same 144-pin LQFP package and Cortex-R4F core; no EMAC or USB OHCI. | Targeted at cost-sensitive SIL-2 systems without Ethernet or host USB requirements. | Select when safety certification scope excludes networked diagnostics or external peripheral hosting. |
| RM44L520PGE | Reduced peripheral count: single N2HET (19 channels), no EMAC, no USB, 768 KB flash, 128 KB RAM; identical LQFP-144 footprint. | Designed for basic safety I/O modules and simple motion controllers without advanced timing or connectivity. | Choose for legacy replacement where existing PCB layout must be retained but feature set can be scaled down. |
Compared with RM46L450PGE and RM44L520PGE, the RM46L852PGET provides higher memory capacity, full Ethernet and dual USB support, and expanded N2HET/ePWM resources - making it the only option among the three capable of consolidating safety PLC logic, fieldbus gateway, and HMI interface into a single chip.
Availability
RM46L852PGET is available at Aetrix Electronics and suitable for industrial safety PLCs, medical ventilator control systems, and power generation monitoring equipment requiring stable component supply across extended product lifecycles.
Supply support for RM46L852PGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of automotive and industrial reliability heritage.
The RM46L852PGET belongs to TI's Hercules™ safety microcontroller family, engineered specifically for IEC 61508 SIL-3 and ISO 26262 ASIL-D applications requiring hardware-based fault detection, memory protection, and deterministic real-time performance.
FAQ
What safety certifications does the RM46L852PGET support out of the box?
The RM46L852PGET is architected to meet IEC 61508 SIL-3 and ISO 26262 ASIL-D requirements. It includes dual lockstep CPUs, ECC memory, BIST, parity-protected peripherals, and ESM - all documented in TI's Functional Safety Manual (SPNU522). Certification evidence packages are available under NDA for qualified customers developing RM46L852PGET-based systems.
Does the RM46L852PGET support external memory expansion?
Yes, the RM46L852PGET includes a 16-bit External Memory Interface (EMIF) supporting asynchronous and synchronous memories. It provides EMIF_CLK, EMIF_CKE, EMIF_nCS[4:0], EMIF_ADDR[12:0], EMIF_BA[1:0], EMIF_DATA[15:0], and EMIF_nDQM[1:0] signals - fully implemented in the PGE package per Section 6.14 of the datasheet.
How many independent PWM outputs does the RM46L852PGET provide?
The RM46L852PGET integrates seven Enhanced Pulse Width Modulator (ePWM) modules, supporting up to 14 independent PWM outputs. Each ePWM includes deadband generation, trip-zone protection, and synchronization with MibADC triggers - enabling full-bridge motor control without external gate drivers.
Can the RM46L852PGET operate without an external crystal?
Yes, the RM46L852PGET supports internal oscillator startup and can run from its Frequency-Modulated PLL (FMPLL) using an external clock source or crystal. The device also includes a non-modulating PLL and external clock prescaler (ECP) for generating monitored system clocks - allowing crystal-free operation when driven by a precision system clock generator.
Is the RM46L852PGET pin-compatible with other devices in the RM46L family?
The RM46L852PGET in the 144-pin LQFP (PGE) package shares identical pinout and electrical characteristics with RM46L450PGE and RM44L520PGE. This allows drop-in replacement for lower-feature variants, provided software is configured to disable unused peripherals like EMAC or USB OHCI that are not present in those parts.
RM46L852PGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-LQFP
- Series:
- Hercules™ RM4 ARM® Cortex®-R4, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 220MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MibSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 1.25MB (1.25M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.32V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
RM46L852PGET FAQ
1.How can I place an order for RM46L852PGET through Aetrix?
Please submit a Request for Quotation (RFQ) for RM46L852PGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RM46L852PGET reliable?
The price and inventory of RM46L852PGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RM46L852PGET is usually 5 days.
3.What payment methods are accepted for RM46L852PGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RM46L852PGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RM46L852PGET?
RM46L852PGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RM46L852PGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RM46L852PGET?
For technical support, including RM46L852PGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RM46L852PGET requirements.
6.How does Aetrix verify that RM46L852PGET is sourced from the original manufacturer or authorized distributors?
All RM46L852PGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RM46L852PGET meets industry standards.
7.What is the process for return or replacement of RM46L852PGET?
All RM46L852PGET units undergo pre-shipment inspection (PSI). If there is an issue with RM46L852PGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RM46L852PGET part is unused and in its original packaging.
Return procedure for RM46L852PGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RM46L852PGET Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
