Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

Texas Instruments RM48L952PGET

Name: RM48L952PGET
Brand: Texas Instruments
SKU: RM48L952PGET
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: RM48L952PGET

Manufacturer:: Texas Instruments

Category:: Microcontrollers

Package:: 144-LQFP

Datasheet:: RM48L952PGET.pdf

Description:: IC MCU 16/32BIT 3MB FLSH 144LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,083

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

RM48L952PGET from Texas Instruments is a safety-certified 32-bit ARM Cortex-R4F microcontroller with dual lockstep CPUs, 3 MB flash (ECC), 256 KB RAM (ECC), and integrated peripherals including three DCAN controllers, two 12-bit MibADCs (24 total channels), two N2HET timing coprocessors, 10/100 Mbps EMAC, USB 2.0 host/device, and IEEE 802.3-compliant Ethernet - designed for industrial safety PLCs and medical ventilators.

For engineers reviewing the RM48L952PGET datasheet, RM48L952PGET pinout, RM48L952PGET application, or RM48L952PGET equivalent, this page delivers verified technical context, package-specific pin mapping (144-pin LQFP), functional safety architecture details, and validated alternative parts for safety-critical real-time control designs.

Technical Context

The RM48L952PGET implements a dual-CPU lockstep architecture with BIST, ECC on flash and SRAM, parity-protected peripheral memories, and error signaling via dedicated nERROR pin - meeting IEC 61508 SIL-3 and ISO 26262 ASIL-D requirements. Its FMPLL supports up to 220 MHz core clock (365 DMIPS), while separate nonmodulating PLL enables precise clock domain isolation.

Peripherals include two N2HET modules (N2HET1: 32 channels; N2HET2: 18 channels), each with HTU DMA engines and MPU-protected memory access; two 12-bit MibADCs sharing 16 channels with 64-word parity-protected buffers; and triple DCAN controllers compliant with CAN 2.0B supporting 1 Mbps operation in harsh EMI environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Core Architecture	ARM Cortex-R4F with FPU, 1.66 DMIPS/MHz, running at up to 220 MHz (365 DMIPS) - enables deterministic real-time execution for safety-critical control loops.
Memory	3 MB program flash with ECC, 256 KB RAM with ECC, 64 KB emulated EEPROM flash - ensures data integrity and fault-tolerant storage without external components.
Safety Features	Dual lockstep CPUs, CPU/RAM BIST, ECC on flash/RAM, parity on peripheral RAMs, loopback I/O, voltage/clock monitoring - satisfies SIL-3/ASIL-D certification requirements.
Analog Interface	Two 12-bit MibADCs: ADC1 with 24 channels, ADC2 with 16 shared channels, 64-word parity-protected buffer per ADC - supports high-precision sensor acquisition in medical and industrial systems.
Communication	Three DCAN (CAN 2.0B, 1 Mbps), 10/100 Mbps EMAC (MII/RMII/MDIO), USB 2.0 OHCI host + device, LIN 2.1, I²C (100/400 kbps), three MibSPIs - enables robust multi-bus networking in distributed safety systems.
Timing & Control	Two N2HET modules (N2HET1: 32 channels; N2HET2: 18 channels), RTI timer, 96-channel VIM, CRC engine - provides hardware-accelerated PWM, capture, GPIO sequencing, and fault-detection timing.
Package & Power	LQFP-144 (20 mm × 20 mm), 1.2 V core supply (1.14–1.32 V), 3.3 V I/O supply (3.0–3.6 V), –40°C to +105°C operating range - suitable for industrial and medical board-level integration.

Pinout & Package

LQFP-144 (PGE) package with 20 mm × 20 mm body size, green RoHS-compliant finish, and 0.5 mm lead pitch. Pin functions follow TI SPNS177D Rev. JUNE 2015, Section 4.1 (PGE QFP Pinout).

Pin/Terminal	Circuit Role	Design Meaning
nPORRST	Power-on reset input	Active-low asynchronous reset asserted during power ramp; initiates full system initialization and safety self-test sequence.
nERROR	Error signaling output	Open-drain active-low output driven by ESM on detected fault (e.g., ECC double-bit error, clock failure) - connects directly to external safety controller or watchdog.
GIOA[0]–GIOA[7], GIOB[0]–GIOB[7]	General-purpose I/O	16 configurable GPIO pins with interrupt capability; default multiplexed functions include CAN, SPI, ADC inputs, and N2HET I/O - supports flexible peripheral routing without PCB redesign.
MIBSPI1_CLK / SIMO / SOMI / nCS[0–3]	MibSPI1 interface signals	Primary high-speed serial interface for daisy-chained sensors or FPGA configuration; supports up to 5 chip selects and programmable timing - enables deterministic sensor data acquisition.
AD1IN[0]–AD1IN[23], AD2IN[0]–AD2IN[15]	Analog input channels	24 dedicated + 16 shared analog inputs across two MibADCs; mapped to physical pins with overlapping channel assignments - allows simultaneous sampling of pressure, temperature, and current feedback signals.
N2HET1[0]–N2HET1[31], N2HET2[0]–N2HET2[17]	N2HET timing I/O	40 total programmable timing pins (32 + 18) for PWM generation, edge capture, or GPIO; each with dedicated microcode engine - replaces discrete timers and reduces firmware latency in motor control.

Key Features

Feature	Design Value
Dual lockstep Cortex-R4F CPUs	Hardware-enforced instruction-by-instruction comparison detects transient faults; triggers ESM response within one cycle - foundational for SIL-3/ASIL-D compliance.
ECC-protected memory subsystem	Single-bit correction and double-bit detection on 3 MB flash and 256 KB RAM - eliminates need for software-based checksums and prevents silent data corruption in long-life deployments.
Integrated EMAC with MII/RMII	Full 10/100 Mbps Ethernet interface with MDIO management, no external PHY required for RMII mode - reduces BOM count and board space in industrial IoT gateways.
Two N2HET timing coprocessors	N2HET1 (32 channels) and N2HET2 (18 channels) execute timing sequences independently of CPU, freeing main core for application logic - critical for jitter-sensitive servo control.
Triple DCAN controllers	Three independent CAN 2.0B interfaces supporting 1 Mbps with message objects, FIFOs, and automatic retransmission - enables redundant bus architectures in safety PLCs.
USB 2.0 OHCI host + device	Single USB module supporting 2-port host (OHCI 1.0) and full-speed device (USB 2.0/1.1) - allows field service via USB stick and HMI connectivity without external transceivers.

Applications

Industrial Safety PLC	Medical Ventilator Control
Use Scenario: Real-time monitoring of emergency stop circuits, safety relays, and motion axes in factory automation systems requiring SIL-3 certification. IC Role / Device Role / Timing Role: Primary safety controller executing certified runtime diagnostics, lockstep CPU validation, and fail-safe output assertion via GPIO/N2HET. Use Value: Integrated BIST, ECC, and nERROR signaling eliminate external safety monitors, reducing system complexity and enabling single-chip SIL-3 implementation.	Use Scenario: Closed-loop pressure and flow control in Class II/III ventilators with mandatory ASIL-D compliance and continuous self-test requirements. IC Role / Device Role / Timing Role: Central safety MCU managing ADC sampling of respiratory sensors, N2HET-driven valve timing, and CAN-bus communication with external displays. Use Value: Dual-core lockstep + ECC memory ensures zero undetected faults during life-support operation; USB device port enables regulatory firmware updates without disassembly.
Power Generation Monitoring	Robotic Surgery System
Use Scenario: Grid-synchronized protection relays and turbine governor controllers deployed in substations with –40°C to +105°C ambient requirements. IC Role / Device Role / Timing Role: High-integrity data acquisition node interfacing CT/PT sensors via MibADCs, communicating over redundant CAN buses to SCADA systems. Use Value: 12-bit ADCs with 64-word parity buffers ensure accurate RMS calculations under EMI; EMAC supports time-synchronized IEC 61850 GOOSE messaging.	Use Scenario: Master controller in robotic surgical arms requiring sub-millisecond motion coordination, torque feedback, and fail-operational behavior during procedure. IC Role / Device Role / Timing Role: Real-time motion planner using N2HET for synchronized joint actuator PWM, dual CAN for motor driver communication, and USB for surgeon interface. Use Value: N2HET hardware timing guarantees <1 µs jitter on PWM edges; lockstep CPU validates trajectory calculations before actuation - preventing unsafe motion.

Industrial Safety PLC

Medical Ventilator Control

Use Scenario: Real-time monitoring of emergency stop circuits, safety relays, and motion axes in factory automation systems requiring SIL-3 certification.

IC Role / Device Role / Timing Role: Primary safety controller executing certified runtime diagnostics, lockstep CPU validation, and fail-safe output assertion via GPIO/N2HET.

Use Value: Integrated BIST, ECC, and nERROR signaling eliminate external safety monitors, reducing system complexity and enabling single-chip SIL-3 implementation.

Use Scenario: Closed-loop pressure and flow control in Class II/III ventilators with mandatory ASIL-D compliance and continuous self-test requirements.

IC Role / Device Role / Timing Role: Central safety MCU managing ADC sampling of respiratory sensors, N2HET-driven valve timing, and CAN-bus communication with external displays.

Use Value: Dual-core lockstep + ECC memory ensures zero undetected faults during life-support operation; USB device port enables regulatory firmware updates without disassembly.

Power Generation Monitoring

Robotic Surgery System

Use Scenario: Grid-synchronized protection relays and turbine governor controllers deployed in substations with –40°C to +105°C ambient requirements.

IC Role / Device Role / Timing Role: High-integrity data acquisition node interfacing CT/PT sensors via MibADCs, communicating over redundant CAN buses to SCADA systems.

Use Value: 12-bit ADCs with 64-word parity buffers ensure accurate RMS calculations under EMI; EMAC supports time-synchronized IEC 61850 GOOSE messaging.

Use Scenario: Master controller in robotic surgical arms requiring sub-millisecond motion coordination, torque feedback, and fail-operational behavior during procedure.

IC Role / Device Role / Timing Role: Real-time motion planner using N2HET for synchronized joint actuator PWM, dual CAN for motor driver communication, and USB for surgeon interface.

Use Value: N2HET hardware timing guarantees <1 µs jitter on PWM edges; lockstep CPU validates trajectory calculations before actuation - preventing unsafe motion.

Equivalent & Alternatives

The following parts are listed as comparable options for similar safety microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
RM48L952ZWT	337-ball NFBGA (16 mm × 16 mm); identical core/peripheral specs but higher pin count and enhanced thermal performance.	Preferred for space-constrained, high-density boards requiring more GPIO or EMIF signals; not drop-in compatible with PGE footprint.	Select ZWT when board layout allows BGA and additional I/O (e.g., EMIF, ETM trace) is needed; PGE remains optimal for manual assembly and thermal management in industrial enclosures.
RM46L852PGE	Same LQFP-144 package; lower memory (1.28 MB flash, 192 KB RAM), single N2HET (44 channels), no EMAC or USB.	Targeted at cost-sensitive SIL-2 applications where Ethernet/USB are unnecessary, such as basic safety I/O modules.	Choose RM46L852PGE only if safety requirements are SIL-2 and Ethernet/USB functionality is excluded; RM48L952PGET is required for SIL-3/ASIL-D with networked diagnostics.

Compared with RM48L952ZWT, RM48L952PGET offers easier manufacturability and thermal dissipation in convection-cooled industrial systems, while RM46L852PGE sacrifices EMAC, USB, and memory capacity to meet lower safety integrity targets - making RM48L952PGET the sole choice for full SIL-3 networked safety controllers.

Availability

RM48L952PGET is available at Aetrix Electronics and suitable for industrial safety PLCs, medical ventilators, and power generation monitoring systems requiring stable component supply and long-term lifecycle support.

Supply support for RM48L952PGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal technologies with over 50 years of innovation in industrial and automotive markets.

The RM48L952PGET belongs to TI's Hercules™ safety microcontroller family, engineered specifically for IEC 61508 SIL-3 and ISO 26262 ASIL-D applications - integrating hardware safety mechanisms directly into the silicon architecture.

FAQ

What safety certifications does the RM48L952PGET support?

The RM48L952PGET is architected to support IEC 61508 SIL-3 and ISO 26262 ASIL-D compliance through integrated features including dual lockstep CPUs, ECC memory, BIST, parity-protected peripherals, and error signaling via nERROR. TI provides certified safety documentation (FMEDA, safety manuals) and diagnostic software libraries - all validated for use in RM48L952PGET-based systems.

Does the RM48L952PGET include an Ethernet MAC with PHY support?

The RM48L952PGET integrates a 10/100 Mbps Ethernet MAC (EMAC) compliant with IEEE 802.3, supporting MII, RMII, and MDIO interfaces. It does not include an internal PHY; an external PHY (e.g., DP83848) is required for physical layer connectivity. RM48L952PGET handles all MAC-layer functions, frame filtering, and DMA transfers independently.

How many analog input channels does the RM48L952PGET support?

The RM48L952PGET features two 12-bit MibADC modules: MibADC1 with 24 dedicated input channels (AD1IN[0]–AD1IN[23]), and MibADC2 with 16 channels shared with MibADC1 (AD2IN[0]–AD2IN[15]). This provides up to 24 simultaneous analog inputs depending on configuration - confirmed in TI SPNS177D Section 1.3 and Table 4-1.

What is the maximum operating frequency of the RM48L952PGET?

The RM48L952PGET operates at a maximum system clock frequency of 220 MHz, delivering up to 365 DMIPS via its ARM Cortex-R4F CPU. This frequency is sustained under recommended operating conditions (VCC = 1.2 V ±6%, VCCIO = 3.3 V ±10%, TA = –40°C to +105°C), as specified in Section 5.4 of the SPNS177D datasheet.

Can the RM48L952PGET be used without external memory?

Yes - the RM48L952PGET integrates 3 MB of on-chip flash and 256 KB of on-chip RAM, both with ECC, eliminating the need for external memory in most safety-critical applications. Its 16-bit External Memory Interface (EMIF) is optional and used only when expanding beyond internal memory capacity for specialized use cases like large lookup tables or firmware staging.

RM48L952PGET Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Package/Case:: 144-LQFP

Series:: Hercules™ RM4 ARM® Cortex®-R4, Functional Safety (FuSa)

Packaging:: Tray

Product Status:: Obsolete

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-R4F

Core Size:: 16/32-Bit

Speed:: 220MHz

Connectivity:: CANbus, EBI/EMI, Ethernet, I2C, LINbus, MibSPI, SCI, SPI, UART/USART, USB

Peripherals:: DMA, POR, PWM, WDT

Number of I/O:: 64

Program Memory Size:: 3MB (3M x 8)

Program Memory Type:: FLASH

EEPROM Size:: 64K x 8

RAM Size:: 256K x 8

Voltage - Supply (Vcc/Vdd):: 1.14V ~ 1.32V

Data Converters:: A/D 24x12b

Oscillator Type:: External

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

RM48L952PGET FAQ

1.How can I place an order for RM48L952PGET through Aetrix?

Please submit a Request for Quotation (RFQ) for RM48L952PGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for RM48L952PGET reliable?

The price and inventory of RM48L952PGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RM48L952PGET is usually 5 days.

3.What payment methods are accepted for RM48L952PGET?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RM48L952PGET transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for RM48L952PGET?

RM48L952PGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your RM48L952PGET order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for RM48L952PGET?

For technical support, including RM48L952PGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RM48L952PGET requirements.

6.How does Aetrix verify that RM48L952PGET is sourced from the original manufacturer or authorized distributors?

All RM48L952PGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RM48L952PGET meets industry standards.

7.What is the process for return or replacement of RM48L952PGET?

All RM48L952PGET units undergo pre-shipment inspection (PSI). If there is an issue with RM48L952PGET, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The RM48L952PGET part is unused and in its original packaging.

Return procedure for RM48L952PGET:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…