Infineon Technologies S25FL128LAGMFA013
- Part No.:
- S25FL128LAGMFA013
- Manufacturer:
- Infineon Technologies
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
S25FL128LAGMFA013.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,988
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
S25FL128LAGMFA013 from Infineon is a 128-Mbit serial NOR flash memory with quad SPI interface, 3.0–3.6 V supply voltage, 100 MHz clock frequency, and uniform 256-byte page programming. It serves as non-volatile program/data storage in microcontroller boot code applications.
For engineers reviewing the S25FL128LAGMFA013 datasheet, S25FL128LAGMFA013 pinout, S25FL128LAGMFA013 application, or S25FL128LAGMFA013 equivalent, key selection criteria include sector erase granularity, write endurance (100K cycles), data retention (20 years), and industrial temperature range (–40°C to +85°C).
Technical Context
This device implements a standard Serial Peripheral Interface (SPI) with Quad I/O (QPI) mode support, enabling up to 400 MB/s effective throughput via four bidirectional data lines. It features a 64-KB uniform sector architecture with configurable 4-KB subsectors for flexible firmware update partitioning.
Internal address decoding supports sequential read across sectors without external address management. The memory includes hardware write protection via WP# pin and software-controlled block protection using status register bits SRWD, BP2–BP0.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 Mbit (16 MB) - sufficient for full MCU boot image plus configuration tables |
| Interface Type | Quad SPI (QPI) - enables 4x data rate vs standard SPI, reducing instruction fetch latency |
| Supply Voltage | 3.0–3.6 V - compatible with 3.3 V logic systems without level shifting |
| Page Programming Time | Max 1.2 ms per 256-byte page - determines minimum firmware patch duration |
| Sector Erase Time | Max 400 ms per 64-KB sector - impacts field firmware update window |
| Data Retention | 20 years at +85°C - ensures long-term reliability in industrial deployments |
| Write Endurance | 100,000 program/erase cycles per sector - supports frequent OTA updates |
Pinout & Package
Supplied in an 8-pin SOIC (Small Outline Integrated Circuit) package with 208-mil body width and standard gull-wing lead form. Pinout conforms to JEDEC MS-012AC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SO / IO1 | Serial Output / Quad I/O Line 1 | Outputs data during read; bidirectional in QPI mode for high-speed transfers |
| SI / IO0 | Serial Input / Quad I/O Line 0 | Accepts commands/address/data; bidirectional in QPI mode |
| WP# / IO2 | Write Protect / Quad I/O Line 2 | Hardware-level sector lock when asserted low; dual-use in QPI |
| HOLD# / IO3 | Hold Input / Quad I/O Line 3 | Suspends ongoing transfer without chip deselect; dual-use in QPI |
| CS# | Chip Select | Active-low enable for command execution and bus arbitration |
| CLK | Serial Clock | Drives timing for all SPI/QPI operations; max 100 MHz frequency |
| VCC | Power Supply | 3.0–3.6 V core and I/O supply; decoupling required per layout guidelines |
| VSS | Ground | Reference return path for all signals and power domains |
Key Features
| Feature | Design Value |
|---|---|
| Uniform 64-KB Sector Architecture | Enables deterministic erase scheduling and avoids partial-sector corruption during power loss |
| Configurable 4-KB Subsectors | Allows selective firmware update of critical boot loader sections without erasing full application |
| Quad SPI (QPI) Mode | Doubles effective bandwidth over dual SPI, reducing boot time by ~35% vs dual-I/O mode |
| Hardware Write Protection (WP#) | Physically prevents accidental writes to protected sectors during system debug or field service |
| Software Block Protection (SRWD+BP bits) | Provides fine-grained, reprogrammable lock control via status register configuration |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing firmware images and calibration data in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Non-volatile boot memory providing deterministic startup sequence and field-upgradable code storage. Use Value: 20-year data retention and –40°C to +85°C operation ensure firmware integrity across extended equipment lifecycles. | Use Scenario: Holding boot code and sensor fusion algorithms for camera-based driver assistance modules. IC Role / Device Role / Timing Role: Primary boot flash accessed by SoC during cold start; supports secure boot verification flow. Use Value: Quad SPI interface delivers >300 MB/s read throughput, meeting ADAS real-time initialization timing budgets. |
| Medical Imaging Device Configuration | Smart Grid Communication Module |
Use Scenario: Storing device-specific calibration profiles and safety-critical operational parameters in portable ultrasound units. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration store with hardware write protection enabled. Use Value: WP# pin hardwires protection of calibration sectors, preventing unauthorized modification during service. | Use Scenario: Hosting protocol stack firmware and encryption keys in ANSI C12.22-compliant smart meter gateways. IC Role / Device Role / Timing Role: Trusted non-volatile storage for cryptographic keys and firmware signature validation data. Use Value: 100K write cycles support frequent key rotation and firmware updates over 15+ year field deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S25FL128SAGMFA000 | Same density and package, but supports octal DTR interface (up to 200 MHz DDR) and has different status register layout | Required for designs needing >400 MB/s read bandwidth or DDR timing compliance | Select only if octal DTR interface and higher bandwidth are mandatory; not drop-in compatible due to command set differences |
| MX25L12833FZNI-10G | 128 Mbit, 3.3 V, SOIC-8, but uses standard SPI (no QPI) and has slower 80 MHz max clock | Suitable for cost-sensitive applications where boot time is non-critical and QPI is unused | Choose when legacy SPI controller compatibility is required and bandwidth <320 MB/s is acceptable |
Compared with S25FL128SAGMFA000, this part trades octal DTR bandwidth for broader QPI compatibility and simpler command mapping; versus MX25L12833FZNI-10G, it delivers 25% higher read throughput and finer erase granularity at modest cost premium.
Availability
S25FL128LAGMFA013 is available at Aetrix Electronics and suitable for industrial PLC firmware storage, automotive ADAS boot memory, and medical imaging device configuration requiring stable component supply and long-term lifecycle support.
Supply support for S25FL128LAGMFA013 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies AG is a German semiconductor manufacturer specializing in power management, automotive ICs, and memory solutions for industrial and mission-critical applications.
This part belongs to the S25FL-S family of serial NOR flash devices designed specifically for reliable, high-performance boot code and firmware storage in safety-aware embedded systems.
FAQ
What is the maximum clock frequency supported in Quad SPI mode?
The S25FL128LAGMFA013 supports up to 100 MHz in Quad SPI (QPI) mode, delivering up to 400 MB/s effective throughput. This frequency is specified under standard load conditions with proper PCB layout and termination, and remains stable across the full industrial temperature range (–40°C to +85°C).
Does this device support execute-in-place (XIP) operation?
Yes, the device supports XIP mode via continuous read commands, allowing microcontrollers to execute code directly from flash without loading into RAM. XIP requires stable clocking and proper cache coherency handling on the host side, and is validated for use with Infineon's XMC and AURIX microcontrollers.
How is hardware write protection implemented on this part?
Hardware write protection is controlled by the WP# pin: when held low, it locks all sectors configured as protected in the status register. Protection granularity is selectable per 64-KB sector or 4-KB subsector, and WP# must be externally pulled high to enable write/erase operations unless intentional lockdown is required.
What packaging and RoHS compliance status does this part have?
This part is supplied in an 8-pin SOIC-208 package with matte tin lead finish and is fully RoHS 2011/65/EU compliant. It meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) and is qualified for lead-free reflow soldering per IPC/JEDEC J-STD-020D.2.
S25FL128LAGMFA013 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- FL-L
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
S25FL128LAGMFA013 FAQ
1.How can I place an order for S25FL128LAGMFA013 through Aetrix?
Please submit a Request for Quotation (RFQ) for S25FL128LAGMFA013 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for S25FL128LAGMFA013 reliable?
The price and inventory of S25FL128LAGMFA013 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for S25FL128LAGMFA013 is usually 5 days.
3.What payment methods are accepted for S25FL128LAGMFA013?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for S25FL128LAGMFA013 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for S25FL128LAGMFA013?
S25FL128LAGMFA013 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your S25FL128LAGMFA013 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for S25FL128LAGMFA013?
For technical support, including S25FL128LAGMFA013 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your S25FL128LAGMFA013 requirements.
6.How does Aetrix verify that S25FL128LAGMFA013 is sourced from the original manufacturer or authorized distributors?
All S25FL128LAGMFA013 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that S25FL128LAGMFA013 meets industry standards.
7.What is the process for return or replacement of S25FL128LAGMFA013?
All S25FL128LAGMFA013 units undergo pre-shipment inspection (PSI). If there is an issue with S25FL128LAGMFA013, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The S25FL128LAGMFA013 part is unused and in its original packaging.
Return procedure for S25FL128LAGMFA013:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
S25FL128LAGMFA013 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
