NXP Semiconductors S32K328GHT1MJBSR
- Part No.:
- S32K328GHT1MJBSR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 289-LFBGA
- Datasheet:
-
S32K328GHT1MJBSR.pdf
- Description:
- S32K328GHT1MJBSR
- Quantity:
- Payment:

- Shipping:

Inventory:3,746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
S32K328GHT1MJBSR from NXP Semiconductors is an ASIL-B dual-core Arm® Cortex-M7 automotive microcontroller operating up to 240 MHz, featuring 8 MB ECC-protected program flash, 1152 KB SRAM (including 192 KB TCM), and integrated Ethernet (1 Gbps AVB/TSN), eight FlexCAN modules with CAN FD support, and triple 12-bit ADCs for body control and powertrain applications.
For engineers reviewing the S32K328GHT1MJBSR datasheet, S32K328GHT1MJBSR pinout, S32K328GHT1MJBSR application, or S32K328GHT1MJBSR equivalent, this device serves as a high-integration, safety-compliant MCU for automotive domain controllers requiring deterministic real-time performance, secure boot, and multi-protocol connectivity in harsh environments.
Technical Context
The S32K328GHT1MJBSR implements two independent Arm Cortex-M7 cores running at up to 240 MHz each, with separate I/D caches, FPU, DSP extensions, and zero-wait-state TCM RAM to minimize latency in motor control and safety-critical loops. It integrates a 64-bit crossbar fabric enabling concurrent access to memory and peripherals without bus contention.
Its safety architecture includes ECC on all memories, dual SWT timers, centralized error detection via FCCU, and XRDC-based access control across masters-meeting ISO 26262 ASIL-B requirements. The device supports RWW flash, A/B swap for OTA updates, and hardware-accelerated AES via HSE_B (shared with S32K388/K389).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual independent Arm Cortex-M7 @ 240 MHz with FPU, DSP, and 32 KB I-cache / 32 KB D-cache per core |
| Memory | 8 MB program flash with ECC; 1152 KB SRAM with ECC (192 KB TCM); 128 KB data flash with ECC |
| Operating Voltage | 2.97 V to 5.5 V - supports direct connection to automotive battery rail with minimal external regulation |
| Temperature Range | −40 °C to +125 °C - qualified for under-hood and transmission control module deployment |
| Networking | 1 × 1 Gbps Ethernet (AVB/TSN); 8 × FlexCAN with full CAN FD support; 16 × LPUART (LIN-capable) |
| Analog Peripherals | 3 × 12-bit ADC (24-channel each); 3 × analog comparators with internal 8-bit DAC; 1 × temperature sensor |
| Security & Safety | HSE_B hardware security engine (AES/RSA/ECC); ASIL-B compliance; ECC on all memories; XRDC memory protection |
Pinout & Package
Package: MAPBGA437 (17 × 17 mm, 0.8 mm pitch) with exposed thermal pad - optimized for automotive EMI resilience and thermal dissipation in compact ECUs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power supply / ground | Independent 3.3 V analog domain with dedicated filtering pins for ADC/CMP reference stability |
| ETH_RXD0–3, ETH_TXD0–3 | Ethernet physical interface | Dedicated RMII/GMII pins supporting 100 Mbps or 1 Gbps AVB/TSN with integrated termination resistors |
| CAN_H / CAN_L (x8) | FlexCAN differential bus interface | Eight isolated CAN FD transceiver channels with programmable slew rate and wake-on-CAN capability |
| QSPI_IO0–3, QSPI_CLK, QSPI_CS | QuadSPI external memory interface | Supports up to 2 Gbps (8-bit mode) for external flash/RAM expansion with configurable timing and dummy cycles |
| SWD_DIO / SWD_CLK | Serial Wire Debug interface | 2-pin debug port compliant with ARM CoreSight, enabling non-intrusive trace and secure firmware update |
Key Features
| Feature | Design Value |
|---|---|
| Dual Cortex-M7 with lockstep option | Enables functional safety decomposition: one core for real-time control, second for diagnostics or communication stack |
| Triple 24-channel 12-bit ADC with BCTU | Simultaneous sampling and cross-triggering between ADCs and eMIOS timers for precise motor phase current measurement |
| uSDHC + QuadSPI dual external memory interface | Allows concurrent boot from QSPI and data logging to SD card-critical for ADAS data recording and OTA rollback |
| FlexIO with UART/I²C/SPI/I²S/SENT emulation | Replaces discrete level-shifters and protocol translators in legacy gateway designs, reducing BOM count |
| ASIL-B certified safety subsystem (FCCU, SWT, CMU) | Provides runtime fault detection, clock/voltage monitoring, and fail-safe state transition without external watchdog IC |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
|
Use Scenario: Centralized vehicle body management including door locks, lighting, window lift, and climate fan control. IC Role / Device Role / Timing Role: Main system controller coordinating LIN slaves, PWM-driven LED drivers, and CAN gateway functions. Use Value: Dual-core isolation enables concurrent execution of safety-monitored power sequencing and non-safety UI response logic. |
Use Scenario: Real-time torque assist calculation and motor phase current regulation in steer-by-wire systems. IC Role / Device Role / Timing Role: High-determinism motor control unit with sub-1 µs interrupt latency and synchronized ADC/PWM timing. Use Value: 240 MHz dual M7 cores + 192 KB TCM deliver >95% CPU utilization headroom at 20 kHz FOC loop frequency. |
| Automotive Gateway | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
|
Use Scenario: Protocol translation between CAN FD, LIN, Ethernet, and FlexRay domains in zonal architectures. IC Role / Device Role / Timing Role: Network bridge with hardware-accelerated packet filtering and time-synchronized message forwarding. Use Value: Integrated 1 Gbps Ethernet TSN and eight CAN FD ports eliminate need for external switch or CAN transceivers. |
Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS ECU. IC Role / Device Role / Timing Role: Sensor fusion preprocessor with hardware CRC, DMA-assisted data movement, and secure boot verification. Use Value: HSE_B AES acceleration enables authenticated sensor data encryption at line rate without CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K344 | ASIL-D lockstep dual-core variant; identical package and pinout; higher safety certification level | Required for steering or braking control where ASIL-D decomposition is mandated | Select S32K344 when functional safety requirements exceed ASIL-B, especially for chassis control domains |
| S32K324 | ASIL-B dual-core with 4 MB flash, 512 KB RAM, and no Ethernet or uSDHC; same core frequency and peripheral set minus high-speed interfaces | Suitable for cost-sensitive body domain controllers without Ethernet or large data logging needs | Choose S32K324 for non-networked gateways or BCMs where flash/RAM demand is lower and Ethernet is unnecessary |
Compared with S32K328GHT1MJBSR, S32K344 adds ASIL-D qualification and lockstep operation at identical performance and footprint, while S32K324 reduces memory and networking capability to lower cost-enabling scalable platform design across vehicle tiers.
Availability
S32K328GHT1MJBSR is available at Aetrix Electronics and suitable for automotive body control modules, electric power steering units, zonal gateways, and ADAS sensor hubs requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 Grade 1 qualification.
Supply support for S32K328GHT1MJBSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, delivering secure, energy-efficient, and safety-certified silicon solutions.
The S32K3xx product line targets next-generation automotive electronic control units, emphasizing ASIL-B/D compliance, real-time determinism, and scalable multicore architecture for domain-centralized and zonal E/E architectures.
FAQ
What is the maximum operating frequency of the S32K328GHT1MJBSR?
The S32K328GHT1MJBSR features two independent Arm Cortex-M7 cores, each capable of running at up to 240 MHz. This frequency is supported across the full −40 °C to +125 °C ambient temperature range and 2.97 V to 5.5 V supply voltage, with on-chip PLL and voltage regulation ensuring stable operation in automotive transients. The S32K328GHT1MJBSR achieves this performance while maintaining ASIL-B compliance through hardware redundancy and error detection mechanisms.
Does the S32K328GHT1MJBSR support CAN FD?
Yes, the S32K328GHT1MJBSR integrates eight FlexCAN modules, each fully supporting CAN FD with bit rates up to 5 Mbps and payload lengths up to 64 bytes. All CAN FD channels include built-in message filtering, FIFO buffering, and wake-on-CAN functionality-enabling robust communication in high-bandwidth automotive networks such as domain controllers and gateways. The S32K328GHT1MJBSR does not require external transceivers for basic operation but pairs with standard CAN FD PHYs for physical layer compliance.
What package type is used for the S32K328GHT1MJBSR?
The S32K328GHT1MJBSR is packaged in a MAPBGA437 (17 mm × 17 mm, 0.8 mm pitch) with an exposed thermal pad. This package supports high I/O density (320 GPIO), thermal dissipation required for under-hood operation, and automotive-grade mechanical reliability including resistance to thermal cycling and vibration. Pin compatibility is maintained across the S32K3xx family for MAPBGA437 variants, allowing layout reuse between S32K328GHT1MJBSR and other members like S32K324 or S32K344.
Is Ethernet supported on the S32K328GHT1MJBSR, and what standards does it implement?
Yes, the S32K328GHT1MJBSR includes a single 1 Gbps Ethernet MAC with support for IEEE 802.1AS (gPTP), 802.1Qav (AVB), and 802.1Qbv (TSN) time-sensitive networking standards. It operates in GMII/RMII modes and integrates hardware timestamping, priority queuing, and traffic shaping-enabling deterministic communication for ADAS sensor fusion and zonal gateway applications. The S32K328GHT1MJBSR requires an external PHY for physical layer implementation but provides all necessary MAC-level TSN features in silicon.
What safety certifications apply to the S32K328GHT1MJBSR?
The S32K328GHT1MJBSR is certified to ISO 26262 ASIL-B at the device level, with supporting documentation including FMEDA reports, safety manuals, and diagnostic coverage analysis. It incorporates hardware safety mechanisms such as ECC on all memories, dual SWT timers, FCCU-based fault collection, and XRDC-enforced memory access control. The S32K328GHT1MJBSR meets AEC-Q100 Grade 1 requirements and supports safe startup, runtime self-tests, and fail-safe state transitions-making it suitable for body control, gateway, and non-chassis ADAS applications.
S32K328GHT1MJBSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 289-LFBGA
- Series:
- S32K3
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, Ethernet, FlexIO, I2C, LINbus, QSPI, SAI, SENT, SPI, UART/USART
- Peripherals:
- DMA, I2S, WDT
- Number of I/O:
- 218
- Program Memory Size:
- 8MB (8M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 128K x 8
- RAM Size:
- 1.125M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.97V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
S32K328GHT1MJBSR FAQ
1.How can I place an order for S32K328GHT1MJBSR through Aetrix?
Please submit a Request for Quotation (RFQ) for S32K328GHT1MJBSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for S32K328GHT1MJBSR reliable?
The price and inventory of S32K328GHT1MJBSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for S32K328GHT1MJBSR is usually 5 days.
3.What payment methods are accepted for S32K328GHT1MJBSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for S32K328GHT1MJBSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for S32K328GHT1MJBSR?
S32K328GHT1MJBSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your S32K328GHT1MJBSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for S32K328GHT1MJBSR?
For technical support, including S32K328GHT1MJBSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your S32K328GHT1MJBSR requirements.
6.How does Aetrix verify that S32K328GHT1MJBSR is sourced from the original manufacturer or authorized distributors?
All S32K328GHT1MJBSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that S32K328GHT1MJBSR meets industry standards.
7.What is the process for return or replacement of S32K328GHT1MJBSR?
All S32K328GHT1MJBSR units undergo pre-shipment inspection (PSI). If there is an issue with S32K328GHT1MJBSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The S32K328GHT1MJBSR part is unused and in its original packaging.
Return procedure for S32K328GHT1MJBSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
S32K328GHT1MJBSR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

