NXP Semiconductors S32K358GHT1MJBSR
- Part No.:
- S32K358GHT1MJBSR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 289-LFBGA
- Datasheet:
-
S32K358GHT1MJBSR.pdf
- Description:
- S32K358GHT1MJBSR
- Quantity:
- Payment:

- Shipping:

Inventory:2,436
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
S32K358GHT1MJBSR from NXP Semiconductors is an ASIL-D–rated automotive MCU featuring a single Arm Cortex-M7 core operating at up to 240 MHz, 8 MB ECC-protected program flash, 1152 KB SRAM with 384 KB TCM, and support for CAN FD, Ethernet (1 Gbps AVB/TSN), and QuadSPI (up to 2 Gbps, 8-bit). It targets body control modules, gateway ECUs, and domain controllers in harsh automotive environments.
For engineers reviewing the S32K358GHT1MJBSR datasheet, S32K358GHT1MJBSR pinout, S32K358GHT1MJBSR application, or S32K358GHT1MJBSR equivalent, key selection criteria include ASIL-D functional safety compliance, dual-core lockstep readiness (via software configuration), integrated HSE-B security engine, 125 °C ambient operation, and MAPBGA437 package compatibility with S32K3xx family pin-to-pin scalability.
Technical Context
The S32K358GHT1MJBSR implements a single high-performance Arm Cortex-M7 core with DSP extension, single-precision FPU, and tightly coupled memory (TCM) optimized for deterministic real-time control loops. Its memory subsystem includes ECC on all SRAM and flash, plus RWW (Read-While-Write) capability enabling A/B swap OTA updates.
It integrates dual PLLs, 2× SAI, 6× LPSPI, 2× LPI2C, 8× FlexCAN (all channels CAN FD–capable), 16× LPUART, and a 32-channel DMAMUX supporting up to 128 request sources - all managed under centralized error detection and cross-triggering via BCTU and TRGMUX.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7, up to 240 MHz - enables high-throughput signal processing and fast control loop execution |
| Flash Memory | 8 MB program flash with ECC - ensures data integrity and supports secure OTA firmware updates |
| SRAM | 1152 KB SRAM with ECC, including 384 KB TCM - delivers low-latency access for time-critical code and data |
| Operating Voltage | 2.97 V to 5.5 V - compatible with automotive battery rail variations including cold-crank conditions |
| Ambient Temperature | −40 °C to +125 °C - qualified for under-hood and chassis-mounted ECU deployment |
| Safety Certification | ISO 26262 ASIL-D compliant - meets highest automotive functional safety requirements for critical systems |
| Security Engine | HSE-B hardware accelerator - provides AES-256, RSA-4096, ECC-521, and side-channel protection per EVITA Full |
| Communication Interfaces | 8× FlexCAN (CAN FD), 1× 1 Gbps Ethernet (AVB/TSN), 1× QuadSPI (2 Gbps, 8-bit) - enables high-bandwidth vehicle networking and external memory expansion |
Pinout & Package
Package: MAPBGA437 (17 mm × 17 mm, 0.8 mm pitch, exposed pad). Pinout conforms to S32K3xx family standard layout, supporting migration across variants including S32K344, S32K348, and S32K388.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power / ground | Separate analog supply domain for ADC/CMP reference stability and noise immunity |
| FXOSC_IN / FXOSC_OUT | External crystal oscillator interface | Supports 8–40 MHz crystals for precise clock source and jitter-sensitive timing applications |
| ENET_RXD0–3 / TXD0–3 | Ethernet PHY data lanes | Direct RMII/RGMII-capable interface for 100 Mbps or 1 Gbps AVB/TSN Ethernet connectivity |
| CAN0_TX / CAN0_RX | FlexCAN channel 0 differential I/O | High-speed, fault-tolerant CAN FD physical layer interface compliant with ISO 11898-2:2016 |
| QSPI_DATA0–3 / QSPI_SCLK / QSPI_SS | QuadSPI bus signals | Enables direct x4 parallel access to external flash or RAM at up to 2 Gbps aggregate bandwidth |
| TRGMUX_IN0–7 | Trigger MUX input terminals | Hardware-synchronized event routing between ADC, timers, and peripherals without CPU intervention |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-D Safety Architecture | Integrated FCCU, SWT, CMU, and centralized error management - reduces external safety monitor IC count and simplifies FMEDA |
| HSE-B Security Subsystem | Firmware-upgradable cryptographic engine with EVITA Full compliance - enables secure boot, key provisioning, and runtime attestation |
| Real-Time Determinism | 384 KB I/D-TCM + zero-wait-state cache + BCTU cross-triggering - guarantees sub-microsecond interrupt latency for motor control and ADAS pre-processing |
| OTA-Ready Memory | RWW flash with A/B swap support - allows seamless field updates without system downtime or rollback risk |
| Automotive Robustness | Qualified to AEC-Q100 Grade 1, −40 °C to +125 °C, and EMC-tested per CISPR 25 Class 5 - validated for direct integration into production ECUs |
| Scalable Pin Compatibility | MAPBGA437 footprint shared across S32K344/S32K348/S32K358/S32K388 - enables hardware reuse and platform consolidation |
Applications
| Body Control Module (BCM) | Vehicle Gateway ECU |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and HVAC actuators in modern vehicles. IC Role / Device Role / Timing Role: Primary application processor executing AUTOSAR BSW and application SW, managing LIN/CAN FD communication and PWM-driven actuator outputs. Use Value: ASIL-D certification enables safety-critical functions like automatic emergency lighting and intrusion detection without external safety monitor. |
Use Scenario: Aggregation and translation of messages between CAN FD, Ethernet (TSN), and LIN domains in zonal architectures. IC Role / Device Role / Timing Role: High-throughput network bridge with hardware-accelerated packet filtering, timestamping, and firewall logic via XRDC and SAI. Use Value: Dual 1 Gbps Ethernet ports and 8× CAN FD channels eliminate need for external switch or transceiver ICs, reducing BoM cost and board area. |
| Domain Controller (Chassis) | Advanced Driver Assistance Systems (ADAS) Pre-Processor |
Use Scenario: Real-time coordination of brake-by-wire, steer-by-wire, and suspension control subsystems. IC Role / Device Role / Timing Role: Deterministic execution host for safety-critical control algorithms using eMIOS PWM, ADC sampling, and LCU-based logic sequencing. Use Value: 384 KB TCM and BCTU-triggered ADC/timer synchronization ensure <1 µs jitter for closed-loop actuator response. |
Use Scenario: Sensor fusion preprocessing for radar/camera inputs prior to AI inference on companion SoC. IC Role / Device Role / Timing Role: Low-latency signal conditioning and feature extraction using DSP-enhanced Cortex-M7, SAI audio capture, and FlexIO-emulated protocols. Use Value: Integrated HSE-B enables encrypted sensor data sealing and authenticated offloading to secure enclave, meeting UNECE R155 cybersecurity management system (CSMS) requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K348GHT1MJBSR | Identical package and pinout; dual-core lockstep configuration enabled in silicon but configured as single-core in S32K358GHT1MJBSR | Targeted at higher ASIL-D redundancy requirements where lockstep validation is mandatory | Select S32K348GHT1MJBSR only if hardware-enforced lockstep execution is required; otherwise S32K358GHT1MJBSR offers identical performance with simpler software stack |
| S32K388GHT1MJBSR | Same 8 MB flash, 1152 KB SRAM, and MAPBGA437 package; adds uSDHC controller and enhanced HSE-B with additional crypto accelerators | Required when SD card-based logging, over-the-air map updates, or post-quantum crypto agility are needed | Choose S32K388GHT1MJBSR if uSDHC or extended cryptographic capabilities are essential; S32K358GHT1MJBSR suffices for standard ASIL-D gateway/BCM use cases |
Compared with S32K348GHT1MJBSR and S32K388GHT1MJBSR, the S32K358GHT1MJBSR delivers identical core performance, memory, and peripheral count while optimizing for cost-sensitive ASIL-D applications that do not require lockstep enforcement or uSDHC - making it the most balanced choice for scalable automotive domain controllers.
Availability
S32K358GHT1MJBSR is available at Aetrix Electronics and suitable for automotive body control modules, vehicle gateway ECUs, and domain controllers requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualification.
Supply support for S32K358GHT1MJBSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in secure microcontrollers and radar technology.
The S32K3xx product line was designed specifically for next-generation automotive electronic control units demanding ASIL-D functional safety, hardware-enforced security, and scalable real-time performance - with the S32K358GHT1MJBSR targeting high-integration gateway and domain controller applications.
FAQ
What is the maximum operating frequency of the S32K358GHT1MJBSR?
The S32K358GHT1MJBSR features an Arm Cortex-M7 core rated for up to 240 MHz operation. This frequency is achievable across the full −40 °C to +125 °C ambient temperature range and 2.97 V to 5.5 V supply voltage, as verified in the official NXP S32K3xx Data Sheet Rev. 14. The S32K358GHT1MJBSR uses dual PLLs and optimized clock gating to sustain this performance while maintaining ASIL-D compliance.
Does the S32K358GHT1MJBSR support CAN FD?
Yes, the S32K358GHT1MJBSR integrates eight FlexCAN modules, and all channels support CAN FD (Controller Area Network with Flexible Data-Rate) per ISO 11898-1:2015. Each module supports bit rates up to 5 Mbps, payload lengths up to 64 bytes, and CRC-17 error detection - confirmed in the S32K3xx Data Sheet section "Communications Interfaces". The S32K358GHT1MJBSR does not require external transceivers for CAN FD physical layer compliance.
Is the S32K358GHT1MJBSR qualified for automotive use?
Yes, the S32K358GHT1MJBSR is AEC-Q100 Grade 1 qualified (−40 °C to +125 °C) and ISO 26262 ASIL-D certified. It includes hardware safety mechanisms such as lockstep-ready CPU architecture, FCCU fault collection, dual SWT watchdogs, and ECC on all memories - all documented in the S32K3xx Functional Safety Manual. These qualifications make the S32K358GHT1MJBSR suitable for production automotive ECUs without derating.
What package type does the S32K358GHT1MJBSR use?
The S32K358GHT1MJBSR is offered exclusively in the MAPBGA437 package: 17 mm × 17 mm body, 0.8 mm ball pitch, with exposed thermal pad. This package is pin-compatible with other high-end S32K3xx variants including S32K344, S32K348, and S32K388 - enabling hardware reuse across safety and performance tiers. The S32K358GHT1MJBSR's pinout is defined in the S32K3xx Data Sheet Appendix A.
Does the S32K358GHT1MJBSR include hardware security features?
Yes, the S32K358GHT1MJBSR integrates the HSE-B (Hardware Security Engine – Basic) subsystem, which provides AES-256, RSA-4096, ECC-521 acceleration, TRNG, and side-channel attack resistance - meeting EVITA Full security goals. It supports secure boot, key injection, and runtime attestation. The S32K358GHT1MJBSR's HSE-B is functionally identical to that in S32K348GHT1MJBSR and S32K388GHT1MJBSR, as specified in the S32K3xx Security Reference Manual.
S32K358GHT1MJBSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 289-LFBGA
- Series:
- S32K3
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, Ethernet, FlexIO, I2C, LINbus, QSPI, SAI, SENT, SPI, UART/USART
- Peripherals:
- DMA, I2S, WDT
- Number of I/O:
- 218
- Program Memory Size:
- 8MB (8M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 128K x 8
- RAM Size:
- 1.125M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.97V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
S32K358GHT1MJBSR FAQ
1.How can I place an order for S32K358GHT1MJBSR through Aetrix?
Please submit a Request for Quotation (RFQ) for S32K358GHT1MJBSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for S32K358GHT1MJBSR reliable?
The price and inventory of S32K358GHT1MJBSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for S32K358GHT1MJBSR is usually 5 days.
3.What payment methods are accepted for S32K358GHT1MJBSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for S32K358GHT1MJBSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for S32K358GHT1MJBSR?
S32K358GHT1MJBSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your S32K358GHT1MJBSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for S32K358GHT1MJBSR?
For technical support, including S32K358GHT1MJBSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your S32K358GHT1MJBSR requirements.
6.How does Aetrix verify that S32K358GHT1MJBSR is sourced from the original manufacturer or authorized distributors?
All S32K358GHT1MJBSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that S32K358GHT1MJBSR meets industry standards.
7.What is the process for return or replacement of S32K358GHT1MJBSR?
All S32K358GHT1MJBSR units undergo pre-shipment inspection (PSI). If there is an issue with S32K358GHT1MJBSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The S32K358GHT1MJBSR part is unused and in its original packaging.
Return procedure for S32K358GHT1MJBSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
S32K358GHT1MJBSR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

