NXP Semiconductors S32K358GHT1MJBST
- Part No.:
- S32K358GHT1MJBST
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 289-LFBGA
- Datasheet:
-
S32K358GHT1MJBST.pdf
- Description:
- S32K MCU M7 240MHZ 8MB HSE-B 289
- Quantity:
- Payment:

- Shipping:

Inventory:746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
S32K358GHT1MJBST from NXP Semiconductors is an ASIL-D compliant, lockstep dual-core Arm® Cortex-M7 automotive MCU operating up to 240 MHz, featuring 8 MB ECC-protected program flash, 1152 KB SRAM with 192 KB TCM, and integrated Ethernet (1 Gbps AVB/TSN), eight FlexCAN-FD channels, and QuadSPI supporting up to 2 Gbps with 8-bit data width - deployed in body control modules and domain controllers requiring functional safety and real-time deterministic response.
For engineers reviewing the S32K358GHT1MJBST datasheet, S32K358GHT1MJBST pinout, S32K358GHT1MJBST application, or S32K358GHT1MJBST equivalent, key selection criteria include ASIL-D lockstep core certification, 1 Gbps Ethernet with TSN support, 8-channel CAN FD capability, QuadSPI interface bandwidth, and thermal operation from –40 °C to 125 °C in automotive powertrain and chassis systems.
Technical Context
The S32K358GHT1MJBST implements two Arm Cortex-M7 cores in lockstep configuration with hardware redundancy, synchronized execution, and cross-checking logic for fault detection per ISO 26262 ASIL-D requirements. It integrates a dual-PLL clock system supporting 240 MHz core frequency, 2 Gbps QuadSPI with 8-bit bus width, and a 64-bit crossbar fabric enabling deterministic memory access latency.
Its safety architecture includes centralized error management (FCCU), memory built-in self-test (MBIST), voltage/temperature monitors, and hardware-accelerated CRC, ECC, and EDC across all memories and data paths - coupled with XRDC-based access control and Virtualization Wrapper (VIRT_WRAPPER) for I/O protection in multi-domain automotive ECUs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Two Arm Cortex-M7 cores in lockstep, 240 MHz max - enables ASIL-D compliance via hardware redundancy and fault-detection logic. |
| Memory | 8 MB program flash with ECC + 1152 KB SRAM (192 KB TCM) - supports zero-wait-state real-time control loops and OTA A/B swap. |
| Networking | 1 × 1 Gbps Ethernet with AVB/TSN + 8 × FlexCAN-FD - meets time-sensitive networking and high-bandwidth vehicle communication needs. |
| Interface Bandwidth | QuadSPI up to 2 Gbps, 8-bit data width - enables fast external code/data fetch from flash or RAM without CPU bottleneck. |
| Operating Range | –40 °C to +125 °C ambient, 2.97 V to 5.5 V supply - qualified for under-hood and chassis-mounted automotive applications. |
| Safety Certification | ISO 26262 ASIL-D compliant with FCCU, MBIST/LBIST, and centralized error detection - reduces functional safety validation effort in ECU development. |
| Security Engine | HSE-B with AES-256, RSA-4096, ECC-521 acceleration and firmware upgradability - provides Evita Full-level hardware security for secure boot and key management. |
Pinout & Package
Package: MAPBGA437 (17 × 17 mm, 0.8 mm pitch, exposed pad). This package supports high I/O count (up to 320 GPIO), thermal dissipation for sustained 240 MHz operation, and automotive board-level reliability under mechanical stress and thermal cycling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core power supply | 1.1 V ±3% regulated input for Cortex-M7 cores and TCM - requires low-noise local regulation and decoupling. |
| VDD_IO | I/O power supply | 1.8 V / 3.3 V selectable supply for GPIO banks - enables mixed-voltage interfacing with sensors and legacy peripherals. |
| ETH_RXD[3:0] | Ethernet receive data | LVDS-capable differential inputs for 1 Gbps AVB/TSN - routed as controlled-impedance pairs with <10 ps skew. |
| CAN_FD_TX[7:0] | CAN FD transmit output | Eight independent high-speed CAN FD transceiver outputs - each supports bit rates up to 5 Mbps with flexible data phase timing. |
| QSPI_DQ[7:0] | QuadSPI data I/O | 8-bit bidirectional data bus for 2 Gbps QuadSPI - supports DDR mode and DQS-strobed read/write for timing closure at 250 MHz. |
| TRGMUX_IN[15:0] | Trigger MUX input | 16 configurable hardware trigger sources for cross-domain event synchronization - used for ADC/timer co-triggering in motor control. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-D Lockstep Core | Dual Cortex-M7 cores executing identical instructions with real-time comparison - detects transient faults and initiates safe state within <10 µs. |
| 1 Gbps Ethernet with TSN | Hardware timestamping, traffic shaping, and gate control list (GCL) support - enables deterministic network scheduling for ADAS sensor fusion. |
| 8-Channel CAN FD | Independent CAN FD controllers with programmable bit timing, payload up to 64 bytes, and error confinement - supports zonal ECU backbone communication. |
| 2 Gbps QuadSPI Interface | 8-bit DDR data path with DQS strobe and configurable latency - allows direct XIP execution from external flash with <50 ns read latency. |
| HSE-B Security Engine | On-chip AES-256/RSA-4096/ECC-521 acceleration with protected key storage - enables secure boot, encrypted firmware updates, and TLS offload. |
| XRDC Memory Protection | Configurable master access rights per memory region and peripheral - enforces isolation between safety-critical and non-safety software partitions. |
Applications
| Body Control Module (BCM) | Chassis Domain Controller |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and HVAC actuators across vehicle zones. IC Role / Device Role / Timing Role: Primary ASIL-D safety controller managing fail-safe actuator drivers and LIN/CAN gateway functions. Use Value: Redundant lockstep cores ensure uninterrupted operation during single-point faults; 8 CAN FD channels consolidate wiring harnesses and reduce ECU count. | Use Scenario: Integrated control of brake-by-wire, steer-by-wire, and suspension systems with time-critical sensor fusion. IC Role / Device Role / Timing Role: Real-time deterministic processor with TSN Ethernet synchronizing camera, radar, and IMU data streams. Use Value: 1 Gbps TSN Ethernet enables sub-10 µs end-to-end latency for closed-loop control; 240 MHz lockstep cores execute safety-critical algorithms with verified timing. |
| Powertrain Gateway | Zonal Vehicle Controller |
Use Scenario: Secure bridging between engine control unit (ECU), transmission control module (TCM), and vehicle diagnostics network. IC Role / Device Role / Timing Role: High-integrity gateway with HSE-B crypto engine authenticating firmware updates and encrypting diagnostic sessions. Use Value: AES-256 acceleration enables OTA update verification in <50 ms; ASIL-D certification satisfies OEM cybersecurity and functional safety audit requirements. | Use Scenario: Aggregation point for sensors and actuators across multiple vehicle zones (front, rear, left, right) using Ethernet and CAN FD. IC Role / Device Role / Timing Role: Zonal hub processor performing protocol translation, data filtering, and local decision-making before cloud upload. Use Value: QuadSPI expansion supports local AI inference model storage; 320 GPIO pins enable direct connection to diverse zone-specific peripherals without add-on IO expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive ASIL-D microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K348MHT1MJBST | Same lockstep dual-core M7 @ 240 MHz, but 8 MB flash / 1152 KB SRAM with 192 KB TCM - no uSDHC interface. | Lacks uSDHC for removable media; otherwise identical safety and networking features. | Select when external SD card interface is unnecessary and cost optimization is prioritized over field-serviceable storage. |
| TC397XP-128F300S-DC | TriCore-based, 300 MHz, 8 MB flash, ASIL-D certified - no integrated Ethernet TSN or QuadSPI 2 Gbps interface. | Requires external Ethernet PHY and lacks high-bandwidth external memory interface; stronger legacy AUTOSAR toolchain support. | Select when leveraging existing TriCore ecosystem and AUTOSAR BSW stack outweighs need for integrated TSN or QuadSPI performance. |
Compared with S32K358GHT1MJBST, S32K348MHT1MJBST omits uSDHC but matches all safety, networking, and memory specs, while TC397XP offers mature AUTOSAR support at the expense of integrated TSN and lower external memory bandwidth - making S32K358GHT1MJBST optimal for next-gen zonal architectures demanding native high-speed interconnects.
Availability
S32K358GHT1MJBST is available at Aetrix Electronics and suitable for automotive body control modules, chassis domain controllers, powertrain gateways, and zonal vehicle controllers requiring stable component supply across extended production lifecycles.
Supply support for S32K358GHT1MJBST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive-grade MCUs.
The S32K3xx product line targets ASIL-D automotive ECUs requiring high-performance real-time processing, integrated TSN Ethernet, and hardware-accelerated security - designed specifically for zonal architectures and software-defined vehicles.
FAQ
What is the maximum operating frequency of the S32K358GHT1MJBST?
The S32K358GHT1MJBST operates at a maximum core frequency of 240 MHz in lockstep dual-core configuration. This frequency is sustained across the full –40 °C to +125 °C ambient temperature range and 2.97 V to 5.5 V supply voltage, with hardware-enforced clock monitoring and fail-safe throttling mechanisms. The S32K358GHT1MJBST achieves deterministic real-time performance through zero-wait-state TCM and dual-PLL clock synthesis.
Does the S32K358GHT1MJBST support Ethernet Time-Sensitive Networking (TSN)?
Yes, the S32K358GHT1MJBST integrates a 1 Gbps Ethernet MAC with full TSN capabilities including IEEE 802.1AS (timing sync), 802.1Qbv (time-aware shaper), and 802.1Qci (per-stream filtering). It provides hardware timestamping with <50 ns resolution, gate control list (GCL) execution, and traffic shaping - enabling deterministic end-to-end latency for ADAS and autonomous driving sensor fusion networks.
What safety certifications apply to the S32K358GHT1MJBST?
The S32K358GHT1MJBST is certified to ISO 26262 ASIL-D at the device level, with supporting documentation including FMEDA reports, safety manuals, and diagnostic coverage analysis. Its safety mechanisms include lockstep core comparison, FCCU error reporting, MBIST/LBIST, voltage/temperature monitors, and ECC/EDC on all memories and data paths - validated for use in automotive powertrain, chassis, and body control systems.
How does the QuadSPI interface of the S32K358GHT1MJBST differ from standard SPI?
The S32K358GHT1MJBST QuadSPI supports 8-bit DDR data width, DQS-strobed reads/writes, and up to 2 Gbps throughput - exceeding standard SPI by >10× bandwidth. It enables XIP (execute-in-place) from external flash with sub-50 ns read latency, configurable dummy cycles, and hardware-managed wrap-around addressing - eliminating the need for external memory controllers in high-performance automotive applications.
Is the HSE-B security engine in the S32K358GHT1MJBST field-upgradable?
Yes, the HSE-B security engine in the S32K358GHT1MJBST includes upgradable firmware stored in protected internal flash. Field updates are authenticated via ECDSA signatures and applied using secure boot flow - supporting evolving cryptographic standards (e.g., migration from SHA-256 to SHA-3) without hardware revision. The S32K358GHT1MJBST also provides secure key injection and lifetime key management services accessible only through trusted software partitions.
S32K358GHT1MJBST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 289-LFBGA
- Series:
- S32K3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, Ethernet, FlexIO, I2C, LINbus, QSPI, SAI, SENT, SPI, UART/USART
- Peripherals:
- DMA, I2S, WDT
- Number of I/O:
- 218
- Program Memory Size:
- 8MB (8M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 128K x 8
- RAM Size:
- 1.125M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.97V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
S32K358GHT1MJBST FAQ
1.How can I place an order for S32K358GHT1MJBST through Aetrix?
Please submit a Request for Quotation (RFQ) for S32K358GHT1MJBST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for S32K358GHT1MJBST reliable?
The price and inventory of S32K358GHT1MJBST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for S32K358GHT1MJBST is usually 5 days.
3.What payment methods are accepted for S32K358GHT1MJBST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for S32K358GHT1MJBST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for S32K358GHT1MJBST?
S32K358GHT1MJBST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your S32K358GHT1MJBST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for S32K358GHT1MJBST?
For technical support, including S32K358GHT1MJBST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your S32K358GHT1MJBST requirements.
6.How does Aetrix verify that S32K358GHT1MJBST is sourced from the original manufacturer or authorized distributors?
All S32K358GHT1MJBST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that S32K358GHT1MJBST meets industry standards.
7.What is the process for return or replacement of S32K358GHT1MJBST?
All S32K358GHT1MJBST units undergo pre-shipment inspection (PSI). If there is an issue with S32K358GHT1MJBST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The S32K358GHT1MJBST part is unused and in its original packaging.
Return procedure for S32K358GHT1MJBST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
S32K358GHT1MJBST Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

